Z-Buffer for row addressable graphics memory with flash fill

Details Z-Buffer for row addressable graphics memory with flash fill Z-Buffer for row addressable graphics memory with flash fill

1997-12-03

1999-08-03

Tung, Kee M.

Computer graphics processing and selective visual display system

Computer graphic processing system

Plural graphics processors

345422, 345515, G09G 536

Patent

active

059331569

ABSTRACT:
A Z-Buffer is added to a Row Addressable Graphics Memory With Flash Fill so that a Z (or Depth) value is supplied with each Start and End address. The Z value is calculated for each pixel between the Start and End address. This value is compared to the existing Z value for that pixel stored in the Z-Buffer. Values less than the existing value replace the Z value for that pixel in the Z-Buffer and allow the new pixel to be written into the display memory. The Z data are read, modified, and written back to the Z-Buffer in parallel thereby requiring a maximum of three memory cycles to operate on a line segment independent of the length of the line.

REFERENCES:
patent: 3889107 (1975-06-01), Sutherland
patent: 3996672 (1976-12-01), Osofsky et al.
patent: 4152766 (1979-05-01), Osofsky et al.
patent: 4625289 (1986-11-01), Rockwood
patent: 4679041 (1987-07-01), Fetter et al.
patent: 4825391 (1989-04-01), Merz
patent: 4924415 (1990-05-01), Winser
patent: 4951232 (1990-08-01), Hannah
patent: 4961153 (1990-10-01), Fredrickson et al.
patent: 5038297 (1991-08-01), Hannah
patent: 5043921 (1991-08-01), Gonzalez-Lopez et al.
patent: 5043922 (1991-08-01), Matsumoto
patent: 5081698 (1992-01-01), Kohn
patent: 5157388 (1992-10-01), Kohn
patent: 5245700 (1993-09-01), Fossum
patent: 5271094 (1993-12-01), Albaugh et al.
patent: 5301263 (1994-04-01), Dowdell
patent: 5329613 (1994-07-01), Brase et al.
patent: 5339386 (1994-08-01), Sodenberg et al.
patent: 5341462 (1994-08-01), Obata
patent: 5371514 (1994-12-01), Lawless et al.
patent: 5377313 (1994-12-01), Scheibl
patent: 5402532 (1995-03-01), Epstein et al.
patent: 5416893 (1995-05-01), Herrell et al.
patent: 5422998 (1995-06-01), Margolin
patent: 5471567 (1995-11-01), Soderberg et al.
patent: 5493644 (1996-02-01), Thayer et al.
patent: 5537520 (1996-07-01), Doi et al.
patent: 5542025 (1996-07-01), Brown
patent: 5544306 (1996-08-01), Deering et al.
patent: 5546530 (1996-08-01), Grimaud et al.
patent: 5553229 (1996-09-01), Margolin
patent: 5596686 (1997-01-01), Duluk
Newman and Sproul, Principles of Interactive Computer Graphics, 1979, pp. 369-371, McGraw-Hill, ISBN 0-07-046338-7.
IBM Press Announcement, "IBM, Siemens, and Toshiba alliance announces smallest fully functional 256Mb DRAM chip," Jun. 6, 1995, from IBM Web site: http://www.chips.ibm.com
ews
ews.256meg.html.

Affiliated with

Also associated with

Rating

Z-Buffer for row addressable graphics memory with flash fill does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Z-Buffer for row addressable graphics memory with flash fill, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Z-Buffer for row addressable graphics memory with flash fill will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-853928