ΣΔ modulator for PLL circuit

Details ΣΔ modulator for PLL circuit ΣΔ modulator for PLL circuit

2008-06-17

2008-06-17

Mis, David (Department: 2817)

Oscillators

Automatic frequency stabilization using a phase or frequency...

Tuning compensation

C341S143000

Reexamination Certificate

active

07388438

ABSTRACT:
A ΣΔ modulator for producing a modulation signal for modulating a frequency division ratio of a comparison frequency divider of a PLL circuit. A plurality of integrators connected in series integrate an input signal and output overflow signals when the integrated value has exceeded a predetermined value. Differentiators transfer the overflow signals of the integrators. An adder multiplies predetermined coefficients by output signals output from the differentiators and adds the multiplied values. The absolute values of the predetermined coefficients of the adder are set to be less than the predetermined value. This setting decreases the modulation width of the modulation signal.

REFERENCES:
patent: 7075384 (2006-07-01), Tamura
patent: 6-244721 (1994-09-01), None
patent: 8-321775 (1996-12-01), None
patent: 2003-23351 (2003-01-01), None
patent: WO 99/31807 (1999-06-01), None

Affiliated with

Also associated with

Rating

ΣΔ modulator for PLL circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with ΣΔ modulator for PLL circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and ΣΔ modulator for PLL circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2800022