Static information storage and retrieval – Floating gate – Particular biasing
Patent
1995-12-28
1998-04-21
Clawson, Jr., Joseph E.
Static information storage and retrieval
Floating gate
Particular biasing
36518512, 36518518, 36518524, 36518526, 36518527, G11C 1604
Patent
active
057425418
ABSTRACT:
A non-volatile semiconductor memory includes a plurality of memory cells. Each memory cell includes N-type source and drain regions formed in a P-well on a semiconductor substrate, a floating gate formed on the P-well with a tunnel oxide film therebetween, and a control gate formed on the floating gate with an interpoly dielectric film therebetween. The memory has a plurality of bit lines, a plurality of word lines and a source line. The source region of each memory cell is connected to the source line. The drain region of each memory cell is connected to one of the word lines. The memory cell is written to, erased, or read by selectively supplying suitable voltages to the source, bit, and word lines connected thereto. When a selected memory cell is written to by injection electrons into its floating gate, (1) a negative voltage is applied to the P-well and the source line, (2) a first positive voltage is applied to the selected bit line, (3) a second positive voltage is applied to the selected word line, and (4) OV is applied to the non-selected word line. The second positive voltage applied to the control gate is lower than a predetermined voltage between the source and the control gate.
REFERENCES:
patent: 4882707 (1989-11-01), Mizutani
patent: 5293560 (1994-03-01), Harari
patent: 5359558 (1994-10-01), Chang et al.
patent: 5504708 (1996-04-01), Santin et al.
patent: 5553020 (1996-09-01), Keeney et al.
patent: 5568419 (1996-10-01), Atsumi et al.
patent: 5576992 (1996-11-01), Mehrad
patent: 5596528 (1997-01-01), Kaya et al.
Flash Memory Technology Handbook edited by Fujio Masuka.
"International Electron Devices Meeting 1991" A Self-Convergence Erasing Scheme For a Simple Stacked Gate Flash EEPROM, Seiji Yamada et al, pp. 307-310.
"International Electron Devices Meeting 1994" A Novel Band-To-Band Tunneling Induced Convergence Mechanism For Low Current, High Density Flash EEPROM Applications, Danny P. Shum et al, pp. 41-43.
Sato Shin'ichi
Tanigami Takuji
Clawson Jr. Joseph E.
Sharp Kabushiki Kaisha
LandOfFree
Writing method for nonvolatile semiconductor memory with soft-wr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Writing method for nonvolatile semiconductor memory with soft-wr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Writing method for nonvolatile semiconductor memory with soft-wr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2065058