Static information storage and retrieval – Floating gate – Particular biasing
Patent
1994-06-02
1996-07-23
Zarabian, A.
Static information storage and retrieval
Floating gate
Particular biasing
365168, G11C 1134
Patent
active
055396909
ABSTRACT:
Schemes for verifying the successful programming of a memory cell having more than two possible states are disclosed. Each program verify reference flash cell is set to have a V.sub.t that defines a boundary of a possible state for the selected flash cell. For a first embodiment, program verify reference flash cells are used in the place of read reference cells to perform a binary search read operation similar to a standard read operation for the memory device architecture. The data sensed by the write verify operation is compared to expected data. For a second embodiment, a single program verify reference flash cell is used to define a threshold voltage beyond which the floating gate of the selected flash cell must be programmed to pass the write verify operation. Thus, for the second embodiment, the program verify reference flash cell is used to verify the analog V.sub.t voltage level of the selected flash cell, rather than to determine the data of the selected flash cell, as is done for the first embodiment.
REFERENCES:
patent: 4202044 (1980-05-01), Beilstein, Jr. et al.
patent: 4287570 (1981-09-01), Stark
patent: 4388702 (1983-06-01), Sheppard
patent: 4415992 (1983-11-01), Adlhoch
patent: 4460982 (1984-07-01), Gee et al.
patent: 4586163 (1986-04-01), Koike
patent: 4653023 (1987-03-01), Suzuki et al.
patent: 4701884 (1987-10-01), Aoki et al.
patent: 4771404 (1988-09-01), Mano et al.
patent: 4875188 (1989-10-01), Jungroth
patent: 4943948 (1990-06-01), Morton et al.
patent: 5012448 (1991-04-01), Matsuoka et al.
patent: 5043940 (1991-08-01), Harari
patent: 5095344 (1992-03-01), Harari
patent: 5163021 (1992-11-01), Mehrotra
patent: 5172338 (1992-12-01), Mehrotra
patent: 5218569 (1993-06-01), Banks
patent: 5260901 (1993-11-01), Nagase et al.
patent: 5283761 (1994-02-01), Gillingham
patent: 5289412 (1994-02-01), Frary et al.
patent: 5297148 (1994-03-01), Harari
patent: 5305273 (1994-04-01), Jinbo
patent: 5351210 (1994-09-01), Saito
Bauer Mark E.
Frary Kevin W.
Kwong Phillip M. L.
Talreja Sanjay S.
Intel Corporation
Zarabian A.
LandOfFree
Write verify schemes for flash memory with multilevel cells does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Write verify schemes for flash memory with multilevel cells, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Write verify schemes for flash memory with multilevel cells will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-718916