Write-shared cache circuit for multiprocessor system

Details Write-shared cache circuit for multiprocessor system Write-shared cache circuit for multiprocessor system

1987-07-27

1990-09-25

Shaw, Gareth D.

Boots, shoes, and leggings

3642292, 36424343, 36424344, 3642645, G06F 1300

Patent

active

049597779

ABSTRACT:
A "write-shared" cache circuit for multiprocessor systems maintains data consistency throughout the system and eliminates non-essential bus accesses by utilizing additional bus lines between caches of the system and by utilizing additional logic in order to enhance the intercache communication. Data is only written through to the system bus when the data is labeled "shared". A write-miss is read only once on the system bus in an "invalidate" cycle, and then it is written only to the requesting cache.

REFERENCES:
patent: 4257095 (1981-03-01), Nadir
patent: 4399506 (1983-08-01), Evans et al.
patent: 4608688 (1986-08-01), Hansen et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4755930 (1988-07-01), Wilson, Jr. et al.

Affiliated with

Also associated with

Rating

Write-shared cache circuit for multiprocessor system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Write-shared cache circuit for multiprocessor system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Write-shared cache circuit for multiprocessor system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-332713