Write path scheme in synchronous DRAM

Details Write path scheme in synchronous DRAM Write path scheme in synchronous DRAM

2005-11-15

2005-11-15

Phung, Anh (Department: 2824)

Static information storage and retrieval

Addressing

Sync/clocking

C365S205000, C365S189020, C365S230060

Reexamination Certificate

active

06965539

ABSTRACT:
A write path scheme in a synchronous DRAM having: a data converter unit to convert serial input data to parallel output data, a multiplexer to output data from the data converter unit depending on a first mode selection signal and a second mode selection signal, and a data input/output sense amplifier having a plurality of sense amplifiers to separately operate the plurality of sense amplifiers depending on the first mode selection signal and the second mode selection signal to sense data from the multiplexer and then load the data on a global input/output line. Also included is a write driver to load data from the global input/output line on a local input/output line.

REFERENCES:
patent: 5498990 (1996-03-01), Leung et al.
patent: 5737587 (1998-04-01), Leung et al.
patent: 6205071 (2001-03-01), Ooishi
patent: 6351423 (2002-02-01), Ooishi
patent: 6646946 (2003-11-01), Tomishima et al.
patent: 9063263 (1997-03-01), None
patent: 2002025255 (2002-01-01), None

Affiliated with

Also associated with

Rating

Write path scheme in synchronous DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Write path scheme in synchronous DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Write path scheme in synchronous DRAM will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3477386