Static information storage and retrieval – Addressing – Sync/clocking
Reexamination Certificate
2006-05-09
2006-05-09
Tran, Michael (Department: 2827)
Static information storage and retrieval
Addressing
Sync/clocking
C365S193000
Reexamination Certificate
active
07042799
ABSTRACT:
Provided is a write circuit of a DDR SDRAM, in which a clock domain crossing is generated from a writing driver during a data write operation and a proper data is always transferred to a gio bus line by using the delay of an internal data strobe signal's falling for a certain amount of time as an input data strobe bar signal. Moreover, by using a skew detection circuit, it is possible to detect a skew tDQSS between a clock and a data strobe, and the skew tDQSS is automatically compensated by the skew compensation circuit. From the perspective of a timing error between the clock and the data strobe, therefore, the write operation of the DDR SDRAM has twice the timing margin (0.5tCK) compared to that of the related art. This means that a stable, high-speed write operation of the DDR SDRAM can be made possible.
REFERENCES:
patent: 6154418 (2000-11-01), Li
patent: 6205046 (2001-03-01), Maesako
patent: 6240042 (2001-05-01), Li
patent: 6563747 (2003-05-01), Faue
patent: 6611475 (2003-08-01), Lin
patent: 6621747 (2003-09-01), Faue
patent: 2003/0053471 (2003-03-01), Stief
patent: 2003/0156481 (2003-08-01), Fujisawa
patent: 2004/0022088 (2004-02-01), Schaefer
patent: 2000-222877 (2000-08-01), None
patent: 2002-222591 (2002-08-01), None
Hynix / Semiconductor Inc.
Marshall & Gerstein & Borun LLP
Tran Michael
LandOfFree
Write circuit of double data rate synchronous DRAM does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Write circuit of double data rate synchronous DRAM, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Write circuit of double data rate synchronous DRAM will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3569438