Boots – shoes – and leggings
Patent
1993-07-12
1996-01-16
Elmore, Reba I.
Boots, shoes, and leggings
395280, 395485, 36424344, 36496432, 364969, 364DIG1, G06F 1318
Patent
active
054855926
ABSTRACT:
A cache controller apparatus for controlling an external write back cache memory and arbitrating a system bus, which interconnects a microprocessor having an internal write back cache memory, an external cache memory, a main memory, and one or more DMA controllers. The cache controller apparatus controls the write-back cycle of the external cache by imitating a microprocessor memory write cycle. The cache controller also insures the cache consistency of the cache internal to the microprocessor. When a DMA controller or ISA bus master is master of the system bus and asserts a valid memory command, the cache controller causes the DMA controller or ISA bus master to wait and the microprocessor to perform an internal cache inquiry to determine if the internal cache memory contains modified data to be stored at the memory location desired by the DMA controller. If the cache line needs to be written-back, the microprocessor signals the cache controller, which, in turn, provides the microprocessor with temporary mastership of the system bus, such that it can write back the cache line to the system. The cache controller invalidates a corresponding cache line in the external cache memory if it is valid. Finally, the external bus master is allowed to continue with the memory access.
REFERENCES:
patent: 5023776 (1991-06-01), Gregor
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5155824 (1992-10-01), Edenfield et al.
patent: 5168560 (1992-12-01), Robinson et al.
patent: 5210848 (1993-05-01), Liu
patent: 5261109 (1993-11-01), Cadambi et al.
patent: 5276852 (1994-01-01), Callander et al.
patent: 5317720 (1994-05-01), Stamm et al.
patent: 5319766 (1994-06-01), Thaller et al.
patent: 5325504 (1994-06-01), Tipley et al.
patent: 5335335 (1994-08-01), Jackson et al.
patent: 5345576 (1994-09-01), Lee et al.
patent: 5353415 (1994-10-01), Wolford et al.
Elmore Reba I.
Video Technology Computers, Ltd.
LandOfFree
Write back cache controller method and apparatus for use in a sy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Write back cache controller method and apparatus for use in a sy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Write back cache controller method and apparatus for use in a sy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-316672