Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2008-07-22
2008-07-22
Phan, Trong (Department: 2827)
Static information storage and retrieval
Floating gate
Particular connection
C365S185170, C365S185180, C365S185230, C365S185290, C365S185330
Reexamination Certificate
active
07403418
ABSTRACT:
A first embodiment of a word line voltage boosting circuit for use with an array of non-volatile memory cells has a capacitor, having two ends, connected to the word line. One end of the capacitor is electrically connected to the word line. The other end of the capacitor is electrically connected to a first voltage source. The word line is also connected through a switch to a second source voltage source. A sequencing circuit activates the switch such that the word line is connected to the second voltage source, and the other end of the capacitor is not connected to the first voltage source. Then the sequencing circuit causes the switch to disconnect the word line from the second voltage source, and connect the second end of the capacitor to the first voltage source. The alternate switching of the connection boosts the voltage on the word line. In a second embodiment, a first word line is electrically connected to a first switch to a first voltage source. An adjacent word line, capacitively coupled to the first word line, is electrically connected to a second switch to a second voltage source. A sequencing circuit activates the first switch and the second switch such that the first word line is connected to the first voltage source, and the second word line is disconnected from the second voltage source. Then the sequencing circuit causes the first switch to disconnect the first word line from the first voltage source, and causes the second word line to be electrically connected to the second voltage source. The alternate switching of the connection boosts the voltage on the first word line, caused by its capacitive coupling to the second word line. A boosted voltage on the word line may be used to improve cycling and yield, where the memory cells of the array are of the floating gate type and erase through the mechanism of Fowler-Nordheim tunneling from the floating gate to a control gate which is connected to the word line.
REFERENCES:
patent: 5029130 (1991-07-01), Yeh
patent: 5572054 (1996-11-01), Wang et al.
patent: 5602778 (1997-02-01), Futatsuya et al.
patent: 6157572 (2000-12-01), Haddad et al.
patent: 6181606 (2001-01-01), Choi et al.
patent: 6765832 (2004-07-01), Ohtani
patent: 6865114 (2005-03-01), Pio
patent: 6967874 (2005-11-01), Hosono
patent: 6987694 (2006-01-01), Lee
patent: 7002844 (2006-02-01), Park
patent: 7020024 (2006-03-01), Sim
patent: 7031195 (2006-04-01), Sato et al.
patent: 7167397 (2007-01-01), Paillet et al.
patent: 7184305 (2007-02-01), Tanno
Chen Bomy
Frayer Jack Edward
Lin Elbert
Lin Ya-Fen
Tran Hieu Van
DLA Piper (US) LLP
Phan Trong
Silicon Storage Technology, Inc.
LandOfFree
Word line voltage boosting circuit and a memory array... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Word line voltage boosting circuit and a memory array..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Word line voltage boosting circuit and a memory array... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2813184