Word line multi-selection circuit for a memory device

Details Word line multi-selection circuit for a memory device Word line multi-selection circuit for a memory device

1998-02-25

1999-06-01

Mai, Son

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

36523001, 36518905, G11C 800

Patent

active

059094079

ABSTRACT:
A semiconductor memory device, such as a DRAM, includes a word line multi-selection circuit. A row decoder generates a word line selecting signal for selecting a read-out word line for use in the current cycle to read information from a selected memory cell. The word line selecting signal is also used to select a write-back word line which was used in the previous cycle to read cell information and is used in the current cycle to write back cell information. The word line multi-selection circuit includes a register for temporarily storing the cell information read from the selected memory cell and also for providing, in the current cycle, information read in the previous cycle in order to perform the write-back operation.

REFERENCES:
patent: 4638466 (1987-01-01), Fukumoto
patent: 5596543 (1997-01-01), Sakui et al.

Affiliated with

Also associated with

Rating

Word line multi-selection circuit for a memory device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Word line multi-selection circuit for a memory device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Word line multi-selection circuit for a memory device will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-959597