Word line driving circuit and semiconductor memory device using

Details Word line driving circuit and semiconductor memory device using Word line driving circuit and semiconductor memory device using

1993-02-11

1994-10-04

Popek, Joseph A.

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

36518911, G11C 800

Patent

active

053532570

ABSTRACT:
In a word line driving circuit coupled to a word line of a memory cell array of a semiconductor memory device, a first transistor has a first terminal receiving an input signal based on a row address signal applied to the semiconductor memory device, a second terminal, and a control terminal receiving a first timing signal. A second transistor having a first terminal receiving a second timing signal, a second terminal connected to the word line, and a control terminal connected to the second terminal of the first transistor. A third transistor has a first terminal connected to the second terminal of the second transistor, a second terminal set at a predetermined potential, and a control terminal receiving a third timing signal. The first transistor has a threshold voltage less than that of at least one of the second and third transistors.

Affiliated with

Also associated with

Rating

Word line driving circuit and semiconductor memory device using does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Word line driving circuit and semiconductor memory device using , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Word line driving circuit and semiconductor memory device using will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-586540