Static information storage and retrieval – Addressing – Particular decoder or driver circuit
Reexamination Certificate
2008-07-23
2010-06-29
Le, Vu A (Department: 2824)
Static information storage and retrieval
Addressing
Particular decoder or driver circuit
C365S230030
Reexamination Certificate
active
07746721
ABSTRACT:
A sector of a word line driver circuit is provided, comprising a local reset signal generator module and m word line clusters. The m word line clusters are coupled to the local reset signal generator module. The local reset signal generator module is used to generate j reset signals. The x-th reset signal is determined according to an x-th pre-decoding signal, a bank selectable signal and a sector selectable signal, wherein j is a nature number, and x is an integer from 1 to j. Each of the m word line clusters comprises j row drivers. The x-th row driver of the y-th word line cluster determines a [x+j*(y−1)]-th word line signal according to the x-th reset signal, the x-th pre-decoding signal, the sector selectable signal, and a y-th cluster select signal, wherein m is a nature number, and y is an integer from 1 to m.
REFERENCES:
patent: 5815458 (1998-09-01), Chevallier et al.
patent: 5848021 (1998-12-01), Sugibayashi
patent: 5889712 (1999-03-01), Sugibayashi
patent: 6388472 (2002-05-01), Kang
patent: 6930923 (2005-08-01), Chen et al.
patent: 2006/0077717 (2006-04-01), Park et al.
Elite Semiconductor Memory Technology Inc.
Jianq Chyun IP Office
Le Vu A
LandOfFree
Word line driver circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Word line driver circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Word line driver circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4200855