Static information storage and retrieval – Format or disposition of elements
Reexamination Certificate
2006-02-21
2006-02-21
Mai, Son L. (Department: 2827)
Static information storage and retrieval
Format or disposition of elements
C365S063000, C365S230060
Reexamination Certificate
active
07002825
ABSTRACT:
A three-dimensional (3D) passive element memory cell array provides short word lines while still maintaining a small support circuit area for efficiency. Short, low resistance word line segments on two or more word line layers are connected together in parallel to form a given word line without use of segment switch devices between the word line segments. A shared vertical connection preferably connects the word line segments together and connects to a word line driver circuit disposed generally below the array near the word line. Each word line driver circuit preferably couples its word line either to an associated one of a plurality of selected bias lines or to an unselected bias line associated with the driver circuit, which selected bias lines are themselves decoded to provide for an efficient multi-headed word line decoder.
REFERENCES:
patent: 4602354 (1986-07-01), Craycraft et al.
patent: 4646266 (1987-02-01), Ovshinsky et al.
patent: 4868616 (1989-09-01), Johnson et al.
patent: 5301144 (1994-04-01), Kohno
patent: 5315541 (1994-05-01), Harari et al.
patent: 5429968 (1995-07-01), Koyama
patent: 5568421 (1996-10-01), Aritome
patent: 5621683 (1997-04-01), Young
patent: 5751012 (1998-05-01), Wolstenholme et al.
patent: 5835396 (1998-11-01), Zhang
patent: 5926415 (1999-07-01), Shin
patent: 5991193 (1999-11-01), Gallagher
patent: 6004825 (1999-12-01), Seyyedy
patent: 6005270 (1999-12-01), Noguchi
patent: 6034882 (2000-03-01), Johnson et al.
patent: 6055180 (2000-04-01), Gudesen et al.
patent: 6128214 (2000-10-01), Kuekes et al.
patent: 6130835 (2000-10-01), Scheuerlein
patent: 6163048 (2000-12-01), Hirose et al.
patent: 6185121 (2001-02-01), O'Neill
patent: 6185122 (2001-02-01), Johnson et al.
patent: 6324093 (2001-11-01), Perner et al.
patent: 6335890 (2002-01-01), Reohr et al.
patent: 6356477 (2002-03-01), Tran
patent: 6363000 (2002-03-01), Perner et al.
patent: 6420215 (2002-07-01), Knall et al.
patent: 6445613 (2002-09-01), Nagai
patent: 6452860 (2002-09-01), Wada et al.
patent: 6462979 (2002-10-01), Schlösser et al.
patent: 6473328 (2002-10-01), Mercaldi
patent: 6477077 (2002-11-01), Okazawa
patent: 6490194 (2002-12-01), Hoenigschmid
patent: 6498747 (2002-12-01), Gogl et al.
patent: 6515888 (2003-02-01), Johnson et al.
patent: 6522594 (2003-02-01), Scheuerlein
patent: 6525953 (2003-02-01), Johnson
patent: 6545898 (2003-04-01), Scheuerlein
patent: 6567287 (2003-05-01), Scheuerlein
patent: 6584006 (2003-06-01), Viehmann
patent: 6611453 (2003-08-01), Ning
patent: 6618295 (2003-09-01), Scheuerlein
patent: 6628564 (2003-09-01), Takita et al.
patent: 6631085 (2003-10-01), Kleveland et al.
patent: 6687147 (2004-02-01), Fricke et al.
patent: 6785157 (2004-08-01), Arimoto et al.
patent: 6882557 (2005-04-01), Kajigaya et al.
patent: 6912152 (2005-06-01), Iwata et al.
patent: 2002/0028541 (2002-03-01), Lee et al.
patent: 2003/0027378 (2003-02-01), Kleveland et al.
patent: 2003/0128581 (2003-07-01), Scheuerlein et al.
patent: 2003/0235063 (2003-12-01), Van Brocklin et al.
patent: 2004/0002184 (2004-01-01), Cleeves
patent: 2004/0100852 (2004-05-01), Scheuerlein et al.
patent: 2004/0119122 (2004-06-01), Ikbahar et al.
patent: 2004/0124415 (2004-07-01), Walker et al.
patent: 2004/0125629 (2004-07-01), Scheuerlein et al.
patent: 2004/0188714 (2004-09-01), Scheuerlien et al.
patent: 2004/0190359 (2004-09-01), Scheuerlein et al.
patent: 0 073 486 (1983-03-01), None
patent: 0 395 886 (1990-11-01), None
patent: 0 924 709 (1999-06-01), None
U.S. Appl. No. 10/326,470, filed on Dec. 19, 2002, entitled “An Improved Method for Making High-Density Nonvolatile Memory,” naming inventors S. Brad Herner, Maitreyee and Michael A. Vyvoda.
Naji, Peter K., et al., “A 256kb 3.0V 1tIMTJ Nonvolatile Magnetoresistive RAM,” 2001 IEEE ISSCC, Feb. 6, 2001, Paper 7.6, and associated slide handouts, 35 pages.
M. Durlam et al., “Nonvolatile RAM Based on Magnetic Tunnel Junction Elements,” 2000 IEEE International Solid State Circuits Conference, ISSCC2000/Session 7/TD: Emerging Memory & Device Technologies, Feb. 8, 2000, pp. 130-131.
Greene, Jonathan, et al., “Antifuse Field Programmable Gate Arrays,” Proceedings of the IEEE, vol. 81, No. 7, New York, Jul. 1993, pp. 1042-1056.
Takeuchi, Ken, et al., “A Negative VthCell Architecture for Highly Scalable, Excellently Noise-Immune, and Highly Reliable NAND Flash Memories,” IEEE Journal of Solid-State Circuits, vol. 34, No. 5, May, 1999 pp. 675-684.
Nishihara, Toshiyuki, et al., “A Quasi-Matrix Ferroelectric Memory for Future Silicon Storage,” IEEE Journal of Solid-State Circuits, vol. 37, No. 11, Nov., 2002, pp. 1479-1484.
Sugibayashi, Tadahiko, et al., “A 30-ns 256-Mb DRAM with a Multidivided Array Structure,” IEEE Journal of Solid-State Circuits, vol. 28, No. 11, Nov., 1993, pp. 1092-1098.
Evans, Robert J., et al., “Energy Consumption Modeling and Optimization for SRAM's,” IEEE Journal of Solid-State Circuits, vol. 30, No. 5, May, 1995, pp. 571-579.
Mai Son L.
Matrix Semiconductor Inc.
Zagorin O'Brien Graham LLP
LandOfFree
Word line arrangement having segmented word lines does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Word line arrangement having segmented word lines, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Word line arrangement having segmented word lines will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3685345