Word length reduction circuit

Details Word length reduction circuit Word length reduction circuit

2006-06-13

2006-06-13

Wamsley, Patrick (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Differential encoder and/or decoder

C375S238000

Reexamination Certificate

active

07061415

ABSTRACT:
The present invention relates to noise shaping, especially although not exclusively for digital audio signal processing; and in particular for PCM-PWM converters in a digital amplifier. The present invention provides a Converter for converting a pulse coded modulation (PCM) digital audio signal to a pulse width modulated (PWM) digital audio signal for amplification in a digital amplifier; the Converter comprising: a word length reduction circuit for quantising an N-bit input signal sample into an n-bit output signal sample; the circuit comprising: an input for receiving the N-bit input signal samples; a quantiser coupled to the input, and arranged to output an n-bit signal corresponding to the N-bit input sample signal; a feedback loop comprising a loop filter coupled between the output of the quantiser and the word length reduction circuit input, the loop filter having a second feedback loop coupled between the output and the input of the loop filter; and a modulator for converting the PCM signals to PWM signals, the modulator coupled to the output of the quantising circuit. There is also provided an improved lineariser which combines an interpolator to determine intermediate samples and straight line approximations between all the samples to determine a more accurate cross point for linearising the output sample values.

REFERENCES:
patent: 4467291 (1984-08-01), Roza
patent: 4692737 (1987-09-01), Stikvoort et al.
patent: 5070515 (1991-12-01), Iwahashi et al.
patent: 5089818 (1992-02-01), Mahieux et al.
patent: 5115241 (1992-05-01), Ishikawa
patent: 5230012 (1993-07-01), Schenk
patent: 5461422 (1995-10-01), Hsieh
patent: 5559467 (1996-09-01), Smedley
patent: 5654711 (1997-08-01), Fujimori
patent: 5784017 (1998-07-01), Craven
patent: 5959562 (1999-09-01), Wiesbauer
patent: 6184812 (2001-02-01), Younis et al.
patent: 6404369 (2002-06-01), Sheen
patent: 6567025 (2003-05-01), Schreier et al.
patent: 6724332 (2004-04-01), Melanson
patent: 6738004 (2004-05-01), Melanson
patent: 6741123 (2004-05-01), Andersen et al.
patent: 6822594 (2004-11-01), Melanson et al.
patent: 6885330 (2005-04-01), Trotter et al.
patent: 2005/0046601 (2005-03-01), Alrutz et al.
patent: 2005/0110667 (2005-05-01), Borisavljevic
patent: WO 2004/013972 (2004-02-01), None
D. Reefman et al., “Signal processing for Direct Stream Digital”, A Tutorial for Digital Sigma Delta Modulation and 1-Bit Digital Audio Processing, Version 1.0, Dec. 18, 2002.
“Architectures for Noise-Shaping Loop”, 10.2, pp. 311-323.
M. Pedersen et al., “All Digital Power Amplifier Based on Pulse Width Modulation,” Presented at the 96th AES Convention 1994.
M. Sandler et al., “Ultra Low Distortion Digital Power Amplification,” Presented at the 91st AES Convention 1991.
C. Pascual et al., “Computationally Efficient Conversion from Pulse-Code Modulation to Naturally Sampled Pulse-Width Modulation,” Presented at the 109th AES Convention, 2000.
P. Craven, “Toward the 24-bit DAC: Novel Noise-Shaping Topologies Incorporating Correction for the Nonlinearity in a PWM Output Stage,”J. Audio Eng. Soc., vol. 41, No. 5, May 1993, pp. 291-313.
C. Tewksbury et al., “Oversampled, Linear Predictive and Noise-Shaping Coders of Order N>1”,IEEE Trans Circuits and Sys., vol. CAS-25, pp. 436-447, Jul. 1978.
M. Pedersen et al., “All Digital Power Amplifier Based on Pulse Width Modulation,” Presented at the 96th AES Convention no month 1994.
M. Sandler et al., “Ultra Low Distortion Digital Power Amplification,” Presented at the 91st AES Convention no month 1991.
C. Pascual et al., “Computationally Efficient Conversion from Pulse-Code Modulation to Naturally Sampled Pulse-Width Modulation,” Presented at the 109th AES Convention, no month 2000.
P. Craven, “Toward the 24-bit DAC: Novel Noise-Shaping Topologies Incorporating Correction for the Nonlinearity in a PWM Output Stage,”J. Audio Eng. Soc., vol. 41, No. 5, May no date 1993, pp. 291-313.
C. Tewksbury et al., “Oversampled, Linear Predictive and Noise-Shaping Coders of Order N>1”,IEEE Trans Circuits and Sys., vol. CAS-25, pp. 436-447, Jul. no month 1978.

Affiliated with

Also associated with

Rating

Word length reduction circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Word length reduction circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Word length reduction circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3630631