Active solid-state devices (e.g. – transistors – solid-state diode – Alignment marks
Reexamination Certificate
2005-03-01
2005-03-01
Eckert, George (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Alignment marks
C257S685000, C257S686000, C257S723000, C257S777000, C361S760000, C361S783000, C361S784000, C361S803000, C361S749000, C438S113000, C438S462000, C439S493000, C349S149000, C349S150000, C349S151000, C349S152000
Reexamination Certificate
active
06861764
ABSTRACT:
A wiring board for a semiconductor package comprises a base substrate having first and second surfaces; a wiring layer consisting of necessary wiring patterns formed on at least one of the first and second surfaces; a plurality of semiconductor element mounting areas formed on the surface of the base substrate on which the wiring layer is formed; and individual patterns as position information provided for the respective semiconductor element mounting areas, the individual patterns having a particular shape for the respective semiconductor element mounting area. The individual patterns as position information are formed on peripheral regions of the respective semiconductor element mounting areas.
REFERENCES:
patent: 3760384 (1973-09-01), Krolikowski et al.
patent: 4426773 (1984-01-01), Hargis
patent: 4864722 (1989-09-01), Lazzarini et al.
patent: 5541368 (1996-07-01), Swamy
patent: 5612576 (1997-03-01), Wilson et al.
patent: 5615477 (1997-04-01), Sweitzer
patent: 5710071 (1998-01-01), Beddingfield et al.
patent: 5756380 (1998-05-01), Berg et al.
patent: 5808873 (1998-09-01), Celaya et al.
patent: 5811883 (1998-09-01), Ichikawa et al.
patent: 5841192 (1998-11-01), Exposito
patent: 5990545 (1999-11-01), Schueller et al.
patent: 5990547 (1999-11-01), Sharma et al.
patent: 6002178 (1999-12-01), Lin
patent: RE36773 (2000-07-01), Nomi et al.
patent: 6246015 (2001-06-01), Kim
patent: 6602734 (2003-08-01), Wada et al.
patent: 0948250 (1999-10-01), None
patent: 2343059 (2000-04-01), None
patent: 5-129384 (1993-05-01), None
European Search Report dated Jul. 20, 2004.
Patent Abstracts of Japan, Publication No. 10-215041, Published Aug. 11, 1998.
U.S. Appl. No. 10/637,552, filed Aug. 11, 2003, Sato et al.
Aoki Masayoshi
Oku Akihiro
Sato Yukio
Chu Chris C.
Eckert George
Shinko Electric Industries Co. Ltd.
Staas & Halsey , LLP
LandOfFree
Wiring substrate having position information does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wiring substrate having position information, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wiring substrate having position information will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3391393