Boots – shoes – and leggings
Patent
1988-03-25
1990-03-20
Lall, Parshotam S.
Boots, shoes, and leggings
364490, 364489, 364488, G06F 1560
Patent
active
049106805
ABSTRACT:
There is disclosed a computer-aided automatic wiring method for a semi-custom logic LSI having input/output circuit blocks arranged in the peripheral portion of a chip substrate and function blocks arranged in a substrate surface region surrounded by the input/output circuit blocks and selected to provide a desired logic function. Channels functioning as wiring regions are defined around the function blocks to include internal channels positioned between the function blocks and peripheral channels arranged in direct contact with the input/output circuit blocks. The internal channels are sequentially subjected to the wiring process according to the limitation of a predetermined processing order. After the wiring process for the internal channels is completed, the peripheral channels are merged to form a square ring-form channel region. Then, the square ring-form channel region is unidimensionally developed to form a belt-like channel region. The wiring process for the belt-like channel region is effected, and a wiring pattern resultantly obtained for the belt-like channel region is reformed to be suited to the square ring-form channel region, thus completing the wiring pattern for the peripheral channels.
REFERENCES:
patent: 4593351 (1986-06-01), Hong et al.
patent: 4593362 (1986-06-01), Bergeron et al.
patent: 4600995 (1986-07-01), Kinoshita
patent: 4613941 (1986-09-01), Smith et al.
patent: 4811237 (1989-03-01), Putatunda et al.
patent: 4815003 (1989-03-01), Putatunda et al.
"A New Two-Dimensional Routing Algorithim" by Chi-Ping Hsu, IEEE 19th Design Automation Conference, 1982, pp. 46-50.
Proceeding of ISCAS 85, pp. 29-30, "A New Routing Region Definition and Ordering Scheme Using L-Shaped Channels"; W. Dai et al.; 1985.
Kabushiki Kaisha Toshiba
Lall Parshotam S.
Trans V. N.
LandOfFree
Wiring method for semiconductor integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wiring method for semiconductor integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wiring method for semiconductor integrated circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-797176