Wiring method and system for integrated circuit

Details Wiring method and system for integrated circuit Wiring method and system for integrated circuit

1993-12-07

1998-03-17

Trans, Vincent N.

Boots, shoes, and leggings

364489, 364488, G06F 1750

Patent

active

057294690

ABSTRACT:
The present invention discloses an improved wiring method. Grids are defined at a grid-routing step in such a way that a part of predetermined design criteria are met. Wiring routes are decided on the basis of these grids so that they follow the design criteria and plural functional blocks are connected together. When some nets are left in such a manner that they are assigned no wiring routes, their wiring routes are decided at a non grid-routing step following the design criteria, in defiance of the grids but in accordance with the design criteria. If there are still some nets without wiring routes, their wiring routes are decided at a non grid-routing step ignoring the design criteria. Then, some of the already-defined wiring routes are shoved so as to meet each of the design criteria, and individual wiring patters are generated with respect to all of the decided wiring routes in such a manner that the criteria are met. Even if a greater amount of wiring must be carried out within a smaller area, generation of required wiring patterns can be completed in a short time.

REFERENCES:
patent: 4615011 (1986-09-01), Linsker
patent: 4754408 (1988-06-01), Carpenter et al.
patent: 5155692 (1992-10-01), Lweandowski
patent: 5309371 (1994-05-01), Shikata et al.
patent: 5341310 (1994-08-01), Gould et al.
patent: 5361214 (1994-11-01), Aoki
patent: 5375069 (1994-12-01), Satoh et al.
patent: 5583788 (1996-12-01), Kuribayashi
Dees, Jr., et al., "Automated Rip-up and Reroute Techniques", 19th Design Automation Conference, Paper 27.4, pp. 432-439, IEEE, 1982.
Heyns et al., "A Line-Expansion Algorithm for the General Routing Problem with a Guaranteed Solution", Proc. 17th Design Automation Conference, pp. 243-249, 1980.
Soukup, "Fast Maze Router", Proc. 15th Design Automation Conference, pp. 100-102, 1978.
Stange, "A Test Methodology for Large Logic Networks", IBM Corporation, p. 103.

Affiliated with

Also associated with

Rating

Wiring method and system for integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wiring method and system for integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wiring method and system for integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-964004