Wiring connection structure of laminated capacitor and...

Details Wiring connection structure of laminated capacitor and... Wiring connection structure of laminated capacitor and...

2001-10-23

2004-04-13

Cuneo, Kamand (Department: 2827)

Electricity: electrical systems and devices

Safety and protection of systems and devices

With specific current responsive fault sensor

C361S306200, C361S306300

Reexamination Certificate

active

06721153

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a wiring connection structure of a laminated capacitor and a decoupling capacitor, and a wiring board. The present invention particularly relates to a laminated capacitor that is advantageously applied to a high frequency circuit, and a wiring connection structure of a decoupling capacitor constructed using the laminated capacitor, and wiring boards.
2. Description of the Related Art
Most typical conventional laminated capacitors include a capacitor body having a plurality of laminated dielectric layers having, for example, ceramic dielectrics, and plural pairs of first and second internal electrodes alternately disposed along the direction of lamination of the dielectric layers in opposed relation with each other so as to define a plurality of capacitor units. First and second external terminal electrodes are provided on the first and second end surfaces, respectively, of the capacitor. The first internal electrodes extend onto the first end surface of the capacitor body, where the first internal electrodes are electrically connected to the first external terminal electrodes. The second internal electrodes are also extended onto the second end surface, where the second internal electrodes are electrically connected to the second external terminal electrodes.
In this laminated capacitor, the electric current flowing, for example, from the second external terminal electrode to the first external terminal electrode flows from the second external terminal electrode to the second internal electrode, and arrives at the first internal electrode from the second internal electrode through the dielectric layer, followed by arriving at the first external electrode through the first internal electrode.
The equivalent circuit of a capacitor is represented by a circuit in which C, L and R are connected in series, where C denotes the capacitance of the capacitor, L denotes an equivalent series inductance (ESL) and R denotes an equivalent series resistance (ESR) mainly defined of the resistance R of the electrode.
The resonance frequency (f
0
) of this equivalent circuit is represented by an equation of f
0
=1/[2&pgr;×(L×C)
1/2
], which means that the function as a capacitor is lost at a higher frequency than the resonance frequency. In other words, the resonance frequency (f
0
) becomes high when the value of L, or the value of ESL, is small, to allow the capacitor to be available at higher frequencies. Although copper has been used for forming the internal electrode in order to reduce the ESR value, a capacitor designed to have a low ESR value is required for applying the capacitor in microwave regions.
A low ESR value is also required for the capacitor to be used as a decoupling capacitor, which is connected to a power supply circuit for supplying electricity to a MPU chip (a bear chip) of a microprocessing unit (MPU) for a work station or a personal computer.
FIG. 8
is a block diagram illustrating one example of the wiring connection structure of a MPU
1
and a power source
2
as described above.
With reference to
FIG. 8
, the MPU
1
includes a MPU chip
3
and a memory
4
. The power source
2
is provided to supply electricity to the MPU chip
3
, and a decoupling capacitor
5
is connected to the power supply circuit including the MPU chip
3
to the power source
2
. A signal circuit is provided in the area from the MPU chip
3
to the memory
4
.
The decoupling capacitor
5
, which is used in conjunction with the MPU
1
, is also used for absorbing noises or smoothing fluctuation of the power source in the same way as conventional decoupling capacitors are used. However, use of a decoupling capacitor having operating frequencies of over 500 MHz and up to 1 GHz have been recently contemplated in a MPU chip
3
, which is required to have a function as a quick power supply (a function to supply electric power from the charged electricity of a capacitor within a time interval of several nano-seconds, when electricity is urgently needed for power-up of the system), when a high speed operation is required with respect to the MPU chip
3
.
The power source is actually designed so that a DC power of about 2.0 V is supplied to the MPU chip
3
(with an operation clock frequency of about 500 MHz) with a power consumption of about 24 W, or an electric current of 12 A. For reducing power consumption, the system is configured to put the system in a sleep mode when the MPU chip
1
is on alert, thereby reducing the power consumption to 1 W or less. Electric power required for converting the system from the sleep mode to the active mode should be supplied to the MPU chip
3
within a time interval of the operating clock frequency, or the electric power should be supplied to the CPU within a time interval of about 4 to about 7 nano-seconds at an operation frequency of 500 MHz for converting the system from the sleep mode to the active mode.
However, because the supply of the electric power from the power source
2
is too late, the MPU chip
3
has been powered by discharging the electricity accumulated in the decoupling capacitor
5
placed in the vicinity of the MPU chip
3
before the electricity is supplied from the power source
2
.
Accordingly, the inductance component has been desired to be as low as possible in the decoupling capacitor
5
for the MPU
1
, urging development of a capacitor having a very low inductance value.
Under the conditions described above, a wiring structure of a laminated capacitor that is able to lower the ESL value has been proposed in Japanese Unexamined Patent Publication No. 11-204372.
The ESL value is mainly reduced by offsetting magnetic fields induced by the electric current flowing in the laminated capacitor. Therefore, the electric current is allowed to flow along various directions in the laminated capacitor in order to offset the magnetic fields. For diversifying the current directions, the number of the external terminal electrodes provided on the surface of the capacitor body is increased, or the number of externally exposed terminal tabs of the internal electrodes to be electrically connected to the external terminal electrodes is increased, besides shortening the flow path length of the current flowing through the internal electrodes.
FIG. 9
illustrates a laminated capacitor
11
disclosed in the foregoing Japanese Unexamined Patent Application Publication No. 11-204372 together with an illustration of the cross-sectional structure of a MPU
12
using the laminated capacitor
11
as a decoupling capacitor.
With reference to
FIG. 9
, the laminated capacitor
11
is provided with a capacitor body
14
including a plurality of laminated dielectric layers
13
. At least one pair of first and second internal electrodes
15
and
16
arranged opposite to each other with specified layers of the dielectric layer
13
disposed therebetween are provided within the capacitor body
14
.
Both of first and second external electrodes
18
and
19
are provided on the first major surface
17
of the capacitor body
14
extending substantially parallel to the internal electrodes
15
and
16
. External terminal electrodes are not provided at all on a second major surface
20
which is opposite to the first major surface
17
.
First feedthrough conductors
21
, which perforate through specified layers of the dielectric layers
13
so as to provide electrical continuity between the first internal electrodes
15
and the first external terminal electrodes
18
while the electrodes are electrically insulated from the second internal electrode
16
, and second feedthrough conductors
22
, which perforate through specified layers of the dielectric layer
13
so as to provide electrical continuity between the second internal electrodes
16
and the second external terminal electrodes
19
while the electrodes are electrically insulated from the first internal electrodes
15
, are provided within the capacitor body
14
.
A plurality of the first and seco

Affiliated with

Also associated with

Rating

Wiring connection structure of laminated capacitor and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wiring connection structure of laminated capacitor and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wiring connection structure of laminated capacitor and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3238530