Wiring configuration for semiconductor component

Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Wire contact – lead – or bond

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S786000

Reexamination Certificate

active

07414321

ABSTRACT:
In a wiring configuration for a semiconductor component, an unused terminal is insulated from a third land via an insulating film, and thus no connecting member (solder) is required for the unused terminal. With this, the third land is not accidentally removed from a circuit board during exchange of the semiconductor component, and the number of defective circuit boards can be reduced. Moreover, the third land for the unused terminal is included in a wiring pattern due to the connection thereof to other lands or other traces for signals and for grounding with a connecting trace. Thus, the widths of lines can be increased, and furthermore, the insusceptibility of transmission lines in high-frequency circuits to noise can be increased.

REFERENCES:
patent: 6418032 (2002-07-01), Hirata et al.
patent: 2001-177040 (2001-06-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Wiring configuration for semiconductor component does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wiring configuration for semiconductor component, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wiring configuration for semiconductor component will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4005875

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.