Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2005-03-29
2005-03-29
Chambliss, Alonzo (Department: 2814)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S261000, C174S263000, C361S767000, C361S792000
Reexamination Certificate
active
06872893
ABSTRACT:
A fabricating method of a wiring board provided with passive elements is disclosed. The fabricating method includes coating one or both of resistive paste and dielectric paste on at least any one of first surfaces of a first metal foil and a second metal foil each of which has a first surface and a second surface; arranging an insulating board having thermo-plasticity and thermo-setting properties so as to face the first surface of the first metal foil, and arranging the first surface side of the second metal foil so as to face a surface different from a surface to which the first metal foil faces of the insulating board; forming a double-sided wiring board by stacking, pressurizing and heating the arranged first metal foil, insulating board, and second metal foil, and thereby integrating these; and patterning the first metal foil and/or the second metal foil.
REFERENCES:
patent: 4204187 (1980-05-01), Kakuhashi et al.
patent: 4737747 (1988-04-01), Henderson et al.
patent: 4870746 (1989-10-01), Klaser
patent: 5521406 (1996-05-01), Tserng et al.
patent: 5541135 (1996-07-01), Pfeifer et al.
patent: 5600103 (1997-02-01), Odaira et al.
patent: 5705852 (1998-01-01), Orihara et al.
patent: 5717231 (1998-02-01), Tserng et al.
patent: 5736681 (1998-04-01), Yamamoto et al.
patent: 5920454 (1999-07-01), Nomura et al.
patent: 6103134 (2000-08-01), Dunn et al.
patent: 6310304 (2001-10-01), Hayama et al.
patent: 6317023 (2001-11-01), Felten
patent: 6469371 (2002-10-01), Akagawa
patent: 6610934 (2003-08-01), Yamaguchi et al.
patent: 6631551 (2003-10-01), Bowles et al.
patent: 20030154592 (2003-08-01), Felten
patent: 0073904 (1983-03-01), None
patent: 0409668 (1991-01-01), None
patent: 2-125692 (1990-05-01), None
patent: 2-153589 (1990-06-01), None
patent: 5-283866 (1993-10-01), None
patent: 8-195561 (1996-07-01), None
patent: 10-056251 (1998-02-01), None
patent: 11-26943 (1999-01-01), None
patent: 2001-15910 (2001-01-01), None
patent: 2001-096665 (2001-04-01), None
patent: 2001-168491 (2001-06-01), None
patent: 2003-92460 (2003-03-01), None
patent: WO 9407349 (1994-03-01), None
John J. Felten, et al., “Embedded Ceramic Resistors and Capacitors for PWB,” IPC Printed Circuit Expo, San Diego, CA, Apr. 2000.
John J. Felten, et al., “Ceramic Resistors and Capacitors Embedded in PWB,” IPC San Diego, Apr. 5, 2000.
John J. Felten, et al., “Ceramic Resistors and Capacitors Embedded in PWB,” IMAPS, Denver, Apr. 29, 2000.
John J. Felten, et al., “Embedded Ceramic Passives in PWB: Process Development,” IPC Printed Circuit Expo, Anaheim, CA, Apr. 2001.
John J. Felten, et al., “Ceramic Resistors and Capacitors Embedded in PWB's,” IPC Expo, Apr. 3, 2001.
William Borland, “Designing for Embedded Passives,” Printed Circuit Design, Aug. 2001.
William Borland, et al., “Thick Film Ceramic Capacitors and Resistors Inside Printed Circuit Boards,” 34thInternational Symposium on Microelectronics (IMAPS), Oct. 9-11, 2001, Baltimore, MD.
John Felten, et al., “Embedded Ceramic Resistors and Capacitors in PWB: Process and Performance,” Fall IPC Meeting, Oct. 11, 2001, Orlando, FL.
William J. Borland, et al., “Embedded Passive Components in Printed Wiring Boards, a Technology Review,” to be published in CircuiTree Magazine, 2001.
Jiming Zhou, et al., “Embedded Passives Technology for PCBs: Materials, Design, and Process,” IMAPS 2002 Conference, Denver, CO, Sep. 4-6, 2002.
John J. Felten, et al., “Advanced Embedded Passives Technologies—Putting Ceramic Components into Organic PWBs,” Electronic Circuits World Convention, Paper No.:IPC31.
William Borland, et al., “Embedded Singulated Ceramic Passives in Printed Wiring Boards,” IMAPS Advanced Technology Workshop on Passive Integration, Ogunquit, ME, Jun. 19-21, 2002.
William Borland, et al., “Ceramic Resistors and Capacitors Embedded in Organic Printed Wiring Boards,” Proceedings of IPACK03; International Electronics Packaging Technical Conference and Exhibition, Jul. 6-11, 2003, Maui, Hawaii, USA, pp. 1-6.
William Borland, et al., “Integration of Ceramic Passives in Printed Wiring Board Substrates,” DuPont Microcircuit Materials.
David S. Hollander, The Mystique Behind Miniaturization—Surface Mount Technology, QST, Oct. 1987, pp. 15-18.
Bryan P. Bergeron, “A Surface-Mount Technology Primer—Part 2,” QST, Jan. 1991, pp. 27-30.
Fukuoka Yoshitaka
Hirai Hiroyuki
Serizawa Tooru
Shimada Osamu
Yagi Hiroshi
Chambliss Alonzo
D.T. Circuit Technology Co., Ltd.
Dai Nippon Printing Co. Ltd.
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
LandOfFree
Wiring board provided with passive element and cone shaped... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wiring board provided with passive element and cone shaped..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wiring board provided with passive element and cone shaped... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3434416