Wiring board, multilayer wiring board, and method for...

Metal working – Method of mechanical manufacture – Electrical device making

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C029S825000

Reexamination Certificate

active

07926175

ABSTRACT:
A method for manufacturing a wiring board comprising an insulating member, comprising: a penetrating hole formation process of forming a penetrating hole in the insulating member; a placement process of inserting a conductive connecting particle into the penetrating hole; a connecting particle pressing process of disposing the conductive layers on both surfaces of the insulating member, pressing the conductive layers toward the connecting particle in the penetrating hole, and deforming the connecting particle in the pressing direction to obtain the connecting member; and a patterning process of patterning the conductive layers, wherein, in the connecting particle pressing process, the pressing is performed such that the cross-sectional area in the direction along the insulating member surface of at least a portion of the connecting member is greater than the contact area of the connecting member with the conductive layers.

REFERENCES:
patent: 5465898 (1995-11-01), Schulz-Harder et al.
patent: 5588207 (1996-12-01), Kawakita et al.
patent: 6139777 (2000-10-01), Omoya et al.
patent: 6326694 (2001-12-01), Hatakeyama et al.
patent: 6518514 (2003-02-01), Suzuki et al.
patent: 6812412 (2004-11-01), Obata et al.
patent: 6863962 (2005-03-01), Nakatani et al.
patent: 7132029 (2006-11-01), Nakatani et al.
patent: 7164085 (2007-01-01), Saiki
patent: 2001/0020549 (2001-09-01), Horiuchi et al.
patent: 2002/0020557 (2002-02-01), Nishii et al.
patent: 2004/0050706 (2004-03-01), Seita et al.
patent: 2004/0142161 (2004-07-01), Kawakita et al.
patent: 2006/0249833 (2006-11-01), Ohara et al.
patent: 2006/0289203 (2006-12-01), Oda
patent: 2008/0016685 (2008-01-01), Ohara et al.
patent: 10042344 (2001-03-01), None
patent: 299136 (1989-01-01), None
patent: 627875 (1994-12-01), None
patent: 2001-156415 (2001-06-01), None
patent: 20040327510 (2004-11-01), None
patent: 2004342686 (2004-12-01), None
Kiyoshi Takagi, “Birudoappu Tasou Purinto Haiscnban Gijutsu (Build-up Multi-layer Printed Circuit Board Technology)”, Nikkan Kogyo Shimbunsha, 2000, pp. 81-83 & 236-239, Japan.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Wiring board, multilayer wiring board, and method for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wiring board, multilayer wiring board, and method for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wiring board, multilayer wiring board, and method for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2736076

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.