Wireless data communications using FIFO for synchronization...

Details Wireless data communications using FIFO for synchronization... Wireless data communications using FIFO for synchronization...

2007-01-23

2007-01-23

Nguyen, Lee (Department: 2618)

Telecommunications

Transmitter and receiver at same station

Radiotelephone equipment detail

C455S041200, C455S259000, C455S265000

Reexamination Certificate

active

10674693

ABSTRACT:
A wireless (radio) receiver receives RF signals carrying data synchronized with a first clock. The wireless receiver demodulates the RF signals to extract the data signals and the first clock signals. The wireless receiver uses the first clock signals as write signals to write the data signals in a first-in first-out memory device (FIFO). The data signals stored in the FIFO may be read out with read signals synchronized to a second clock. In one example, a host associated with the wireless receiver reads out data signals stored in the FIFO with read signals synchronized to the system clock of the host receiver. In another example, the wireless receiver includes a data processing circuit (e.g., including forward error correction, de-whitening, and cyclical redundancy check circuits) that reads out data signals stored in the FIFO with read signals synchronized to the system clock of the wireless receiver.A microprocessor system architecture is disclosed which allows for the selective execution of programmed ROM microcode or, alternatively, RAM microcode if there has been a correction or update made to the ROM microcode originally programmed into the system. Patched or updated RAM microcode is utilized or executed only to the extent of changes to the ROM microcode, otherwise the ROM microcode is executed in its normal fashion. When a patch is received, it is loaded into system RAM along with instructions or other appropriate signals to direct the execution of the patched or updated microcode from RAM instead of the existing ROM microcode. Various methods are presented for selecting the execution of the appropriate microcode depending upon whether there have been changes made to it.

REFERENCES:
patent: 4897813 (1990-01-01), Kumbasar
patent: 5587953 (1996-12-01), Chung
patent: 5732324 (1998-03-01), Rieger, III
patent: 5757690 (1998-05-01), McMahon
patent: 5757872 (1998-05-01), Banu et al.
patent: 5796972 (1998-08-01), Johnson
patent: 5796974 (1998-08-01), Goddard
patent: 5956748 (1999-09-01), New
patent: 6055285 (2000-04-01), Alston
patent: 6260157 (2001-07-01), Schurecht
patent: 6266385 (2001-07-01), Roy et al.
patent: 6351822 (2002-02-01), Wright
patent: 6438664 (2002-08-01), Mcgrath
patent: 6650880 (2003-11-01), Lee et al.
patent: 0 417 390 (1991-03-01), None
“Specification of the Bluetooth System,” Version 1.0B, Dec. 1, 1999, pp. 1-1082.
Dave Watola, “DS2 Digital Receiver Signal Processing Description,” Apr. 7, 1998, pp. 1-12.
European Search Report Application No. EP 01 25 0211, Oct. 26, 2004, 4 pages, European Patent Office, Munich, Germany.
Giao N. Pham, et al., A High Throughput, Asynchronous, Dual Port FIFO Memory Implemented in ASIC Technology, May 1989, 4 pages, NCR Corporation, Colorado Springs, US.
Kwon, Hyuck M., et al., Improved Zero-If Zero-Crossing Demodulator for Gaussian Minimum Shift Keying Signals in Land Mobile Channels, May 1996, 5 pages, Wichita State University, Wichita, US.
Prophet, Graham, Living in a Wireless Wonderland, Jun. 5, 2000, 9 pages, EDN Magazine.

Affiliated with

Also associated with

Rating

Wireless data communications using FIFO for synchronization... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wireless data communications using FIFO for synchronization..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wireless data communications using FIFO for synchronization... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3785540