Winner-take-all circuits for neural computing systems

Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

307584, 307448, 364513, 381 41, 381 682, 323317, H03K 3013, H03K 3353, H03K 17687, G06F 1300

Patent

active

050598147

ABSTRACT:
A CMOS analog integrated circuit comprising a plurality of nodes for simultaneously computing the largest of the signals at inputs of the nodes. There is a common line supplying current and producing a maximum voltage potential and a plurality of nodes connected to the common line. Each node comprises a follower transistor having a source operably connected to the common line for sourcing current and a gate being the input of the node and being connected to a current signal input source providing a current signal to the node to be compared to the current signals at respective ones of the other nodes. There is an inhibitor transistor having a gate connected to the common line and a drain operably connected to the gate of the follower transistor. The inhibitor transistor provides the voltage output of the node and inhibits the voltage output at all nodes connected to the common line which have a current signal which is smaller than the largest current signal connected to one of the nodes. A plurality of non-linear resistors may be disposed in the common line between respective ones of the nodes of limit current flow therebetween and thereby form subgroups having a single "winner" with each subgroup. A slope limiting transistor may be diode-connected in series with the inhibitor transistor to limit the slope of the voltage output from the inhibitor transistor.

REFERENCES:
patent: 4419544 (1983-12-01), Adelman
patent: 4536844 (1985-08-01), Lyon
patent: 4637402 (1987-01-01), Adelman
patent: 4660166 (1987-04-01), Hopfield
patent: 4786818 (1988-11-01), Mead et al.
patent: 4809193 (1989-02-01), Jourjine

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Winner-take-all circuits for neural computing systems does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Winner-take-all circuits for neural computing systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Winner-take-all circuits for neural computing systems will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-110366

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.