Wide range multi-phase delay-locked loop

Details Wide range multi-phase delay-locked loop Wide range multi-phase delay-locked loop

2005-04-05

2005-04-05

Mis, David (Department: 2817)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S156000, C327S157000, C327S159000, C331S00100A

Reexamination Certificate

active

06876240

ABSTRACT:
A delay locked loop apparatus includes a first delay element to receive a reference signal, to delay the reference signal by a delay time, and to output a first delayed signal. A second delay element is used to receive the first delayed signal, to delay the first signal delayed signal by the delay time, and to output a second delayed signal. Also included is a harmonic lock prevention circuit to receive the reference signal, the first delayed signal, and the second delayed signal, and to adjust the delay time so that a period of each delayed signal is within a predetermined range.

REFERENCES:
patent: 6442225 (1999-08-01), Huang
patent: 6683930 (1999-12-01), Dalmia
patent: 6700944 (2000-05-01), Chlipala et al.
patent: 6437619 (2002-08-01), Okuda et al.
patent: 6667643 (2003-12-01), Ko
patent: 2003204261 (2003-07-01), None
Lee, C. Yoo, W. Kim, S. Chai, and W. Song, “A 622Mb/s CMOS Clock Recovery PLL with Time-Interleaved Phas Detector Array,” inIEEE ISSCC Dig. Tech. Papers, Feb. 1996, pp. 198-199.
Fiedler, R. Mactaggart, J. Welch, and S. Krishnan, “A 1.0625 Gbps Transceiver with 2x-Oversampling and Transmit Signal Pre-Emphasis,” inIEEE ISSC Dig. Tech. Papers, Feb. 1997, pp. 238-239.
R. Gu, J. M. Tran, H.-C. Lin, A.-L. Yee, and M. Izzard, “A 0.5-3.5Gb/s Low-Power Low-Jitter Serial Data CMOS Transceiver,” inIEEE ISSCC Dig. Tech. Papers, Feb. 1999, pp. 352-353.
T. H. Lee, K. S. Donnelly, J. T. C. Ho, J. Zerbe, M. G. Johnson, and T. Ishikawa, “A 2.5 V CMOS Delay-Locked Loop for an 18 Mbit, 500 Megabyte/s DRAM,”IEEE J. Solid-State Circuits,vol. 29 (Dec. 1994), pp. 1491-1496.
Efendovich, Y. Afek, C. Sella, and Z Bikowsky, “Multifrequency Zero-Jitter Delay-Locked Loop,”IEEE J. Solid-State Circuits,vol. 29, No. 1 (Jan. 1994), pp. 26-70.
S. Sidiropoulos, and M. A. Horowitz, “A Semi-Digital Dual Delay-Locked Loop,”IEEE J. Solid-State Circuits,vol. 32, No. 11, (Nov. 1997), pp. 1683-1692.
Y. Moon, J. Choi, K. Lee, D.-K. Jeong, and M.-K Kim, “An All-Analog Multiphase Delay-Locked Loop Using a Replica Delay Line for Wide-Range Operation and Low-Jitter Performance,”IEEE J. Solid-State circuits,vol. 35, (Mar. 2000), pp. 377-384.
Ian A. Young, J. K. Greason, and K. L. Wong, “A PLL Clock generator with 5 to 100 MHz of Lock Range for Microprocessors”,IEEE Journal of Solid-State Circuits, vol. SC-27, (Nov. 1992), pp. 1599-1607.

Affiliated with

Also associated with

Rating

Wide range multi-phase delay-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wide range multi-phase delay-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wide range multi-phase delay-locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3416104