Amplifiers – With semiconductor amplifying device – Including differential amplifier
Reexamination Certificate
2001-01-10
2001-08-14
Pascal, Robert (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including differential amplifier
C330S252000
Reexamination Certificate
active
06275110
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to a basic electronic circuit building block known as a differential transistor pair.
BACKGROUND OF THE INVENTION
The differential transistor pair circuit is a widely-used building block in integrated circuits. An example of a class A differential input circuit, comprised of NPN bipolar junction transistors, is show in FIG.
1
. The small-signal input is usually applied differentially to the bases of transistors Q
1
and Q
2
, and the output is obtained at the collectors. The DC current (hence the class A designation) in the differential pair is set by a constant current source I
ee
connected to the emitters. The output characteristic is defined by the well-known equation:
Δ
i
=
I
ee
tanh
(
Δ
v
2
V
T
)
where &Dgr;v is the differential input voltage (vi+-vi−), &Dgr;i is the differential output current (io+-io−), I
ee
is the DC bias current of the differential pair, and V
T
is the thermal voltage kT/q.
Advantages of the differential pair may be summarized as:
1) Even-order distortion is suppressed due to the balanced nature of the circuit.
2) Rejection of common-mode signals is high.
3) Rejection of power supply noise and spurious signals is high.
4) The circuit topology is compatible with low cost integrated circuit process technologies.
A disadvantage of the differential input pair is that is has limited input dynamic range in linear applications (i.e. differential inputs larger than a few V
T
result in highly nonlinear performance).
Some previous attempts to improve the dynamic range of the basic differential pair have been made. For example, in a well-know technique, emitter degeneration resistors are employed at the emitters of the transistors to linearize the input. The scheme, unfortunately, has the added costs of higher noise due to the resistors, and lower transconductance gain:
ⅆ
i
ⅆ
v
∝
1
g
m
R
e
where g
m
is the transconductance of the individual transistors and R
e
is the resistive emitter degeneration. For a given R
e
, it is also common to increase linearity through use of higher static bias (which increases transistor g
m
), but this approach increases static power consumption and circuit noise.
A circuit implemented in MOS which attempts to deal with the non-linearity problem of the differential pair is disclosed in Zhenhua Want, “A Linearized Source-coupled Pair with a Dynamic Bias Current,” Microelectronics Journal, 23 (1992) 301 -304. This is achieved by adding a dynamic current to the constant bias current. More particularly, the differential pair is implemented in MOS as a pair of source-coupled N-type transistors to which is connected and additional pair of source-coupled N-type transistors. This additional pair has its gates connected to the gates of the first pair and a common drain. With the use of current mirrors the sum of the drain currents obtained in the second pair is transferred to the sources of the first pair. The effect is that dynamic bias current proportional to the square of the input signal voltage is added to a constant bias current.
One drawback of this approach is that it requires two current mirrors each of which introduces delay causing the dynamic bias to lag the input signal thereby limiting the upper bandwidth of the circuit. As well, one of the current mirrors (the one connected to the drains of the second differential pair) has to be formed of P-type transistors and this again limits the high frequency response because the gain of P-type devices at high frequencies is low. Additionally, the dynamic portion of the bias is based on a square law function but this specific type of dynamic bias may not always be what is desired or necessary to improve the circuit performance.
Therefore, there is a need for an improved dynamic biasing technique which overcomes or lessens one or more of these problems.
SUMMARY OF THE INVENTION
The invention involve a bias circuit which dynamically controls the bias of an otherwise conventional class A differential pair. In one embodiment, the input voltage signal which is applied to the differential pair is also applied to a full-wave rectifier which passes a rectified signal to the control electrode of a bias transistor. This provides a dynamic bias which increases in proportion to the magnitude of the input voltage signal. In this way current limiting of the conventional class A differential pair for large input signals is overcome to provide greater linearity.
No current mirrors are used in the signal path and so delay in the circuit is reduced. Also, the dynamic bias circuit can be achieved using N-type transistors which have better high frequency response than P-type devices.
The input voltage signal can be delayed, if desired, to compensate for any delay that may be in the dynamic bias circuit.
Furthermore, although the input voltage signal may be applied unchanged to the rectifier circuit, it could, in other embodiments, be amplitude shifted or phase shifted before passing to the rectifier. Additionally, the voltage applied to the rectifier need not be directly proportional to the amplitude of the input voltage signal but could be programmed as desired by passing the input voltage signal through a signal processor. In this way any desired response may be achieved by the dynamic biasing.
The dynamic biasing may be band limited by incorporating in series with the bias transistor a bandpass filter.
In another embodiment the full-wave rectifier itself acts as the dynamic bias device without requiring an additional bias transistor. The full-wave rectifier in this case is connected between the degeneration resistors of the differential pair and the negative voltage supply.
In yet another exemplary embodiment, two bias transistors are connected separately to respective ones of the differential pair and these bias transistors themselves act as half-wave rectifiers for the input voltage signal again providing dynamic bias to the differential pair.
The invention is applicable to differential or single-ended inputs.
REFERENCES:
patent: 4442408 (1984-04-01), Le
patent: 5530444 (1996-06-01), Tice et al.
Choe Henry
Nortel Networks Limited
Pascal Robert
LandOfFree
Wide-band linearization technique does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wide-band linearization technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wide-band linearization technique will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2482944