Excavating
Patent
1993-09-22
1995-05-09
Ramirez, Ellis B.
Excavating
371 23, 371 251, 364717, 364718, G01R 313183
Patent
active
054147166
ABSTRACT:
In integrated circuit testing, a system is provided for reducing testing time by decreasing the number of test vectors or patterns while maintaining high fault coverage through utilizing lists of undetected faults in an integrated circuit to determine the optimal weighting for a weighted random pattern generator that is used for testing the integrated circuit. Undetected faults are derived from testing a model of the circuit under test with a uniform weight pattern, with the circuit modified with each fault from a list of anticipated faults. Undetected faults from this first pass are used to generate another set of weights which are then used to apply test signals to the circuit for generating a further but diminished list of undetected faults. This process is iterative and is continued until the number of undetected faults is either zero or some low acceptable number. The set of weights generated in this iterative process is then used in the weighted random pattern generator for applying test signals to actual circuits. As part of this process, for circuit elements requiring diametrically opposed input signals, such as AND gates and OR gates where a single set of input signals is inappropriate, this conflict is resolved through detecting the fact that for one part, all faults are detected, and then generating test vectors suitable for the opposite circuit. This allows the testing of circuits piece by piece.
REFERENCES:
patent: 3614608 (1971-10-01), Giedd et al.
patent: 3719885 (1973-03-01), Carpenter et al.
patent: 3969711 (1976-07-01), Ahntholz
patent: 3971007 (1976-07-01), Borkovitz et al.
patent: 3978465 (1976-08-01), Goode
patent: 3983554 (1976-09-01), Goode
patent: 4206398 (1980-06-01), Janning
patent: 4519078 (1985-05-01), Komonytsky
patent: 4528497 (1985-07-01), Arato
patent: 4688223 (1987-08-01), Motika et al.
patent: 4723220 (1988-02-01), Smith-Vaniz
patent: 4974184 (1990-11-01), Avra
patent: 5043988 (1991-08-01), Brglez et al.
patent: 5331570 (1994-07-01), Bershteyn
J. Waicukauski et al., "Fault Detetction Effectiveness of Weighted Random Patterns", Proc. of Int. Test Conf., pp. 245-249, 1988.
Assouad Patrick J.
Mitsubishi Electronic Research Laboratories, Inc.
Ramirez Ellis B.
Tendler Robert K.
LandOfFree
Weighting system for testing of circuits utilizing determination does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Weighting system for testing of circuits utilizing determination, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Weighting system for testing of circuits utilizing determination will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1711480