Wavescalar architecture having a wave order memory

Details Wavescalar architecture having a wave order memory Wavescalar architecture having a wave order memory

2005-01-21

2010-02-02

Bullock, Jr., Lewis A (Department: 2193)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C717S149000, C717S155000, C717S161000, C712S025000, C712S201000

Reexamination Certificate

active

07657882

ABSTRACT:
A dataflow instruction set architecture and execution model, referred to as WaveScalar, which is designed for scalable, low-complexity/high-performance processors, while efficiently providing traditional memory semantics through a mechanism called wave-ordered memory. Wave-ordered memory enables “real-world” programs, written in any language, to be run on the WaveScalar architecture, as well as any out-of-order execution unit. Because it is software-controlled, wave-ordered memory can be disabled to obtain greater parallelism. Wavescalar also includes a software-controlled tag management system.

REFERENCES:
patent: 4814978 (1989-03-01), Dennis
patent: 4873626 (1989-10-01), Gifford
patent: 5226131 (1993-07-01), Grafe et al.
patent: 5253308 (1993-10-01), Johnson
patent: 5745725 (1998-04-01), Simpson
patent: 5913925 (1999-06-01), Kahle et al.
patent: 5961639 (1999-10-01), Mallick et al.
patent: 6182210 (2001-01-01), Akkary et al.
patent: 6212542 (2001-04-01), Kahle et al.
patent: 6223338 (2001-04-01), Smolders
patent: 6286095 (2001-09-01), Morris et al.
patent: 6327607 (2001-12-01), Fant
patent: 6470443 (2002-10-01), Emer et al.
patent: 6530079 (2003-03-01), Choi et al.
patent: 6606702 (2003-08-01), Guthrie et al.
patent: 6708269 (2004-03-01), Tiruvallur et al.
patent: 6735760 (2004-05-01), Dice
patent: 6986131 (2006-01-01), Thompson et al.
patent: 6988183 (2006-01-01), Wong
patent: 2003/0126186 (2003-07-01), Rodgers et al.
Modern Processor Design Fundamentals of Superscalar Processors, John Paul Shen et al, BETA Edition, Oct. 9, 2002, Whole Manual.
Swanson et al. “WaveScalar”, Dec. 2003, Proceedings of the 36thInternational Symposium on Microarchitecture.
Swanson et al. “WaveScalar”, Jan. 2003, Technical Report, Department of Computer Science and Engineering, University of Washington.
Arvind et al. “Executing a Program on the MIT Tagged-Token Dataflow Architecture”, Mar. 1990, IEEE Transactions on Computers, vol. 39, No. 3, pp. 300-318.
Papadopoulos et al. “Monsoon: an Explicit Token-Store Architecture”, Jun. 1990, ACM SIGARCH Computer Architecture News, vol. 18, Issue 3a, pp. 82-91.
Sato et al. “Thread-Based Programming for the EM-4 Hybrid Dataflow Machine” 1992, Proceedings of the 19th Annual International Symposium on Computer Architecture, pp. 146-155.
Lee et al. “Program Partitioning for Multithreaded Dataflow Computers”, 1993, Proceedings of the 26thHawaii International Conference on System Sciences, pp. 487-495.
T. M. Austin. DIVA: A Reliable Substrate for Deep Submicron Microarchitecture Design, InProceedings of the 32ndInternational Symposium on Microarchitecture, Nov. 1999. 12pp.
K. Mai, et al., “Smart Memories: A Modular Reconfigurable Architecture.”International Symposium on Computer Architecture, 2002. 11 pp.
R. Nagarajan et al. “A Design Space Evaluation of Grid Processor Architectures.”International Symposium on Microarchitecture, 2001. pp. 1-12.
E. Rotenberg. “AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors.” Computer Sciences Department, University of Wisconsin-Madison. (ericro@cs.wisc.edu). 8pp.
E. Waingold, et al. “Baring It All to Software: Raw Machines.”IEEE Computer. Sep. 1997. pp. 86-93.
Fang et al. “Automatic fence insertion for shared memory multiprocessing” ICS '03; 2003.
Fu et al. “Value Speculation Scheduling for High Performance Processors” Department of Electrical and Computer Engineering, North Carolina State University. 1998.
Gallagher et al. “Dynamic Memory Disambiguation Using the Memory Conflict Buffer” 1994; ASPLOS-VI.
Black et al.; “The Block-based Trace Cache”; 1999; IEEE Computer Society; International Symposium on Computer Architecture '99; pp. 196-207.
Connors et al.; “Compiler-Directed Dynamic Computation Reuse: Rationale and Initial Results”; 1999; IEEE Computer Society; International Symposium on Microarchitecture '99; pp. 158-169.
Gharachorloo et al.; Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors; 1990; ACM Press; International Symposium on Computer Architecture '90; pp. 15-26.
Shen et al.; “Modern Processor Design: Fundamentals of Superscalar Processors”; Jul. 2002; McGraw-Hill; Beta Edition; pp. 442, 446-447, 450.

Affiliated with

Also associated with

Rating

Wavescalar architecture having a wave order memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wavescalar architecture having a wave order memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wavescalar architecture having a wave order memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4158273