Boots – shoes – and leggings
Patent
1993-01-27
1993-11-23
Mai, Tan V.
Boots, shoes, and leggings
364759, G06F 752
Patent
active
052650430
ABSTRACT:
A Wallace tree multiplier array (40) performs multiply operations using operands received via a data path (42) having a predetermined height. Rows of carry save adders (CSAs 15'-19") add sets of partial products to generate sets of intermediate summands, which are recursively added to generate a set of final summands. A first group of CSAs form a column which is placed along an axis parallel to the data path (42), and are used to compute a more significant number of bits of each of the summands. The column height of the first group of CSAs is equal to and aligned with the height of the data path (42). A second group of CSAs are placed along an axis perpendicular to the column formed by the first group of CSAs, thereby minimizing the dimension of the multiplier along the data path. The second group of CSAs compute a less significant number of bits of the summands.
REFERENCES:
patent: 4594679 (1986-06-01), George et al.
patent: 4594680 (1986-06-01), Schomburg et al.
patent: 4843585 (1989-06-01), Williams
"High-Speed Monolithic Multipliers for Real-Time Digital Signal Processing," written by Shlomo Waser and published in IEEE Computer in Oct. 1978, pp. 19-29.
Anderson William C.
Craft Lisa J.
Naini Ajay
Mai Tan V.
Motorola Inc.
Whitaker Charlotte B.
LandOfFree
Wallace tree multiplier array having an improved layout topology does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wallace tree multiplier array having an improved layout topology, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wallace tree multiplier array having an improved layout topology will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1854878