Wafer-scale semiconductor integrated circuit device and method o

Details Wafer-scale semiconductor integrated circuit device and method o Wafer-scale semiconductor integrated circuit device and method o

1993-12-30

1994-09-20

Carroll, J.

Active solid-state devices (e.g., transistors, solid-state diode

Gate arrays

With particular signal path connections

257210, H01L 2702, H01L 2710, H01L 2715

Patent

active

053492196

ABSTRACT:
A wafer-scale semiconductor integrated circuit device includes a wafer, a plurality of chips formed on the wafer, each of the chips having an internal logic circuit, interconnection lines mutually connecting the chips, and clamping circuits which are coupled to chips from among the chips which are located at a periphery of an arrangement of the chips and which prevent the interconnection lines related to the chips located at the periphery from being in a floating state.

REFERENCES:
patent: 4234888 (1980-11-01), Calhoun et al.
patent: 4467400 (1984-08-01), Stopper
patent: 4517659 (1985-05-01), Chamberlain
patent: 4717988 (1988-01-01), Landis
patent: 4731761 (1988-03-01), Kobayashi
patent: 4802054 (1989-01-01), Yu et al.
patent: 4914632 (1990-04-01), Fujishima et al.
patent: 5008728 (1991-04-01), Yamamura et al.

Affiliated with

Also associated with

Rating

Wafer-scale semiconductor integrated circuit device and method o does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wafer-scale semiconductor integrated circuit device and method o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wafer-scale semiconductor integrated circuit device and method o will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2430147