Wafer scale package system and header and method of manufacture

Electricity: electrical systems and devices – Electrostatic capacitors – Fixed capacitor

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

361401, 357 80, 174 524, H05K 100

Patent

active

049204548

ABSTRACT:
Disclosed is a wafer scale device 10, 201 on which is formed a layer of thin film as an interconnection system 203 with contact sites 202, 207 between the interconnection system 203 and die bonding sites 202 of the wafer 10, 201 to form a monolithic wafer. The interconnection system 203 has bonding sites on the surface of the wafer 10, 201 to which chips 11 are bonded to form a hybrid monolithic wafer system. The wafer 10 is packaged within a wafer package, FIG. 4, and the packaging system utilizes a header 20 which is a flexible circuit connector between the wafer package and first level circuit board 30.

REFERENCES:
patent: 3657805 (1972-04-01), Johnson
patent: 3699543 (1972-10-01), Neale
patent: 3781683 (1973-12-01), Freed
patent: 3803709 (1974-04-01), Beltz et al.
patent: 3983479 (1976-09-01), Lee et al.
patent: 4021838 (1977-05-01), Warwick
patent: 4048438 (1977-09-01), Zimmerman
patent: 4074342 (1978-02-01), Honn et al.
patent: 4220917 (1980-09-01), McMahon, Jr.
patent: 4246595 (1981-01-01), Noyori et al.
patent: 4257061 (1981-03-01), Chapel, Jr. et al.
patent: 4320438 (1982-03-01), Ibarhim et al.
patent: 4413308 (1983-11-01), Brown
patent: 4458297 (1984-07-01), Stopper et al.
patent: 4479088 (1984-10-01), Stopper
patent: 4481559 (1985-11-01), Buck et al.
patent: 4484215 (1984-11-01), Pappas
Bodendor F et al, IBM Technical Disclosure Bulletin, Active Silicon Chip Carrier, vol. 15, No. 2, (7/72).
32nd Electronic Components Conference, May 10-12, 1982, San Diego, pp. 7-16; IEEE, New York, U.S., Y. Hsia et al.: "A reconfigurable interconnect for insilicon electronic assembly".
"Semiconductor Process Defect Monitor", Ghatalia et al., IBM Technical Disclos. Bulletin, vol. 17, No. 9, Feb. 1975.
"Pluggable-Module Power-Connection Mechanism", IBM Technical Disclosure Bulletin, vol. 27, No. 10A, Mar., 1985.
"Test Structure for Semiconductor Chips", N. E. Hallas et al, IBM Technical Disclosure Bulletin, vol. 19, No. 3, Aug., 1976.
"Monster Chips: The Most Integrated Circuits Yet", BusinessWeek, Sep. 26, 1983, pp. 148D, 148F, 148H.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Wafer scale package system and header and method of manufacture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wafer scale package system and header and method of manufacture , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wafer scale package system and header and method of manufacture will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-38298

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.