Semiconductor device manufacturing: process – Bonding of plural semiconductor substrates – Having enclosed cavity
Reexamination Certificate
2005-09-06
2005-09-06
Nguyen, Ha Tran (Department: 2812)
Semiconductor device manufacturing: process
Bonding of plural semiconductor substrates
Having enclosed cavity
C438S113000, C438S458000
Reexamination Certificate
active
06939784
ABSTRACT:
A plurality of electronic circuits and associated signal lines are positioned at respective locations on a base wafer. A cover wafer, which fits over the base wafer, includes a corresponding like number of locations each including one or more cavities to accommodate the electronic circuit and associated signal lines. The cover wafer includes a plurality of vias for making electrical connection to the signal lines. A multi layer metallic arrangement hermetically seals the periphery of each location as well as sealing the bottom of each via. The joined base and cover wafers may then be diced to form individual die packages.
REFERENCES:
patent: 5448014 (1995-09-01), Kong et al.
patent: 5668033 (1997-09-01), Ohara et al.
patent: 6383833 (2002-05-01), Silverbrook
patent: 6452238 (2002-09-01), Orcutt et al.
patent: 6479314 (2002-11-01), Shibahara et al.
patent: 6479320 (2002-11-01), Gooch
patent: 6559487 (2003-05-01), Kang et al.
patent: 6677187 (2004-01-01), Salaville
patent: 6777263 (2004-08-01), Gan et al.
patent: 6784020 (2004-08-01), Lee et al.
patent: 2002/0000646 (2002-01-01), Gooch et al.
patent: 2002/0179986 (2002-12-01), Orcutt et al.
patent: 2004/0077117 (2004-04-01), Ding et al.
Chen Li-Shu
Fudem Howard
Moloney Thomas J.
Smith Philip C.
Birch & Stewart Kolasch & Birch, LLP
Geyer Scott B.
Nguyen Ha Tran
Northrop Grumman Corporation
LandOfFree
Wafer scale package and method of assembly does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wafer scale package and method of assembly, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wafer scale package and method of assembly will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3381446