Wafer metrology pattern integrating both overlay and critical di

Radiant energy – Means to align or position an object relative to a source or...

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

257797, H01J 37304

Patent

active

057010137

ABSTRACT:
The present invention provides a wafer metrology pattern integrating both overlay and critical dimension features for SEM or AFM measurements. The present invention provides an improved test mask target which contains lines measuring 0.25 .mu.m, 0.3 .mu.m, and 0.5 .mu.m. The spaces between the lines can be adjusted accordingly. The improved test mask target provides a pattern that combines the wafer critical dimension and box-in-box overlay targets into a single structure. As a result, the pattern may be used for both overlay and critical dimension verifications in a single AMF or SEM measurement. More precisely, wafer overlay and critical dimension disposition may be made simultaneously, reducing the need to perform multiple measurements at each testing step.

REFERENCES:
patent: 5180150 (1993-01-01), Prusak et al.
patent: 5208648 (1993-05-01), Batchelder et al.
patent: 5220403 (1993-06-01), Batchelder et al.
patent: 5298975 (1994-03-01), Khoury et al.
patent: 5352249 (1994-10-01), Vollaro
patent: 5365072 (1994-11-01), Turner et al.
patent: 5474647 (1995-12-01), Poultney et al.
L.C. Hsia, L. S. Su-"Estimating Orthogonality Deviation of a Step-and-Repeat Lithographic System" Solid State Technology pp. 155-160 May 1983.
Sunny Stalnaker, Ricky A. Jackson & Faris Modawar-A reprint from the Proceedings of KTI Interface '90 Microlithography Seminar "Automated Misregistration Metrology for Advanced Devices Manufacturing" pp. 137-146 Nov. 8-9-1990.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Wafer metrology pattern integrating both overlay and critical di does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wafer metrology pattern integrating both overlay and critical di, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wafer metrology pattern integrating both overlay and critical di will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1804115

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.