Semiconductor device manufacturing: process – With measuring or testing – Packaging or treatment of packaged semiconductor
Reexamination Certificate
2005-04-26
2005-04-26
Trinh, Michael (Department: 2822)
Semiconductor device manufacturing: process
With measuring or testing
Packaging or treatment of packaged semiconductor
C438S014000, C438S017000, C438S018000, C438S612000
Reexamination Certificate
active
06884642
ABSTRACT:
A semiconductor component configured for wafer-level testing includes a semiconductor die having at least one die contact electrically exposed for coupling with a redistribution circuit that electrically couples at least one die contact to an extended contact such as a bumped contact. The component further includes a bus conductor that traverses at least a portion of the die and electrically mates with corresponding bus conductors on other similarly prepared components on the wafer. Functional and nonfunctional dice are identified on the wafer and the nonfunctional dice are isolated from the wafer-level testing grid. Following test, dice may be subsequently tested or moved to singulation wherein the die-to-die interconnection is interrupted, allowing wafer-level tested components to be conventionally assembled. A wafer may be retrofit with the wafer-level redistribution circuit for facilitating wafer-level testing without requiring customization of test fixtures or software for avoiding testing of nonfunctional dice.
REFERENCES:
patent: 5391892 (1995-02-01), Devereaux et al.
patent: 5440241 (1995-08-01), King et al.
patent: 5894161 (1999-04-01), Akram et al.
patent: 6097087 (2000-08-01), Farnworth et al.
patent: 6233185 (2001-05-01), Beffa et al.
patent: 6294837 (2001-09-01), Akram et al.
patent: 6313658 (2001-11-01), Farnworth et al.
patent: 6380555 (2002-04-01), Hembree et al.
patent: 6452415 (2002-09-01), Farnworth et al.
patent: 20010015439 (2001-08-01), Hembree et al.
Farnworth Warren M.
McDonald Steven M.
Micro)n Technology, Inc.
TraskBritt PC
Trinh Michael
LandOfFree
Wafer-level testing apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wafer-level testing apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wafer-level testing apparatus and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3423415