Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Assembly of plural semiconductive substrates each possessing...
Reexamination Certificate
2007-10-17
2010-11-09
Pert, Evan (Department: 2826)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Assembly of plural semiconductive substrates each possessing...
C438S113000, C438S118000, C257S777000, C257SE21614
Reexamination Certificate
active
07829379
ABSTRACT:
A method of manufacturing semiconductor devices by applying a pattern of adhesive pads on an active surface of a semiconductor wafer, the semiconductor wafer product so made and a stacked die package in which an adhesive wall leaves an air gap atop a bottom die. The wall may be in the form of a ring of adhesive about a central hollow area. The wafer carrying the pattern of adhesive pads on its active surface is singulated into individual dies, each die having an adhesive pad thereon. The bottom die is attached to a base with an adhesive which cures without curing the adhesive pad.
REFERENCES:
patent: 3851221 (1974-11-01), Beaulieu et al.
patent: 4103318 (1978-07-01), Schwede
patent: 4361261 (1982-11-01), Elles et al.
patent: 4444349 (1984-04-01), Bilane et al.
patent: 4567643 (1986-02-01), Droguet et al.
patent: 4586642 (1986-05-01), Dreibelbis et al.
patent: 4730232 (1988-03-01), Lindberg
patent: 4763188 (1988-08-01), Johnson
patent: 4982265 (1991-01-01), Watanabe et al.
patent: 5025306 (1991-06-01), Johnson et al.
patent: 5026667 (1991-06-01), Roberts, Jr.
patent: 5040052 (1991-08-01), McDavid
patent: 5140404 (1992-08-01), Fogal et al.
patent: 5172215 (1992-12-01), Kobayashi et al.
patent: 5176311 (1993-01-01), Levine et al.
patent: 5177032 (1993-01-01), Fogal et al.
patent: 6492699 (2002-12-01), Glenn et al.
patent: 6649446 (2003-11-01), Goetz et al.
patent: 6661083 (2003-12-01), Lee et al.
patent: 6759307 (2004-07-01), Yang
patent: 6894380 (2005-05-01), Jiang et al.
patent: 6933172 (2005-08-01), Tomimatsu
patent: 7022418 (2006-04-01), Connell et al.
patent: 7180181 (2007-02-01), Liu et al.
patent: 2002/0037631 (2002-03-01), Mimata
patent: 2002/0090753 (2002-07-01), Pai et al.
patent: 2002/0140073 (2002-10-01), Pai et al.
patent: 2002/0163015 (2002-11-01), Lee et al.
patent: 2005/0040514 (2005-02-01), Lee et al.
patent: 2005/0224959 (2005-10-01), Kwon et al.
patent: 2005/0277268 (2005-12-01), Hoshika
patent: 2007/0200944 (2007-08-01), Takeuchi et al.
patent: 63-126661 (1987-06-01), None
patent: 63-128736 (1988-06-01), None
patent: 63-244654 (1988-10-01), None
patent: 4-56262 (1992-02-01), None
Balde et al., “Thin Film Multipchip Modules”.
Schuckert, et al., “Polyimide Stress Buffers in IC Technology,”IEEE Advanced Semiconductor Manufacturing Conference, 1990, pp. 72-74.
European Patent Office; Authorized Officier Cortes Rosa, J.,International Search Report and the Written Opinion of the International Searching Authority, PCT/US2008/078778, dated Aug. 25, 2009, 10 pages.
Analog Devices Inc.
Cruz Leslie Pilar
Pert Evan
Sunstein Kann Murphy & Timbers LLP
LandOfFree
Wafer level stacked die packaging does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wafer level stacked die packaging, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wafer level stacked die packaging will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4243171