Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Insulative housing or support
Reexamination Certificate
2008-04-09
2009-11-24
Garber, Charles D (Department: 2812)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Insulative housing or support
Reexamination Certificate
active
07622334
ABSTRACT:
A cutting method for wafer-level packaging capable of protecting the contact pad, in which several cavities and precutting lines are formed at the front surface of a cap wafer, and the depth of each precutting line is lesser than the thickness of the cap wafer, followed by the bonding of the cap wafer to the device wafer, which has several devices and several bonding pads disposed on the surface of the device wafer, followed by performing a wafer dicing process, along the precutting lines cutting through the cap wafer, and after removing a portion of the cap wafer that is not bonded to the device wafer, for exposing the bonding pads at the surface of the device wafer, and finally performing a dicing process for forming many packaged dies.
REFERENCES:
patent: 2006/0160273 (2006-07-01), Chen
patent: 2007/0161158 (2007-07-01), Shao et al.
patent: 2007/0166958 (2007-07-01), Wang
patent: 2007/0218584 (2007-09-01), Chen
Shao Shih-Feng
Tsai Chun-Wei
Garber Charles D
Hsu Winston
Stevenson André C
Touch Micro-System Technology Inc.
LandOfFree
Wafer-level packaging cutting method capable of protecting... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Wafer-level packaging cutting method capable of protecting..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wafer-level packaging cutting method capable of protecting... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4082112