Wafer level MEMS packaging

Active solid-state devices (e.g. – transistors – solid-state diode – With shielding

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S704000

Reexamination Certificate

active

06953985

ABSTRACT:
An exemplary method and apparatus for MEMS device wafer level and/or array packaging comprises inter alia an EM shielding array of dielectric lid elements (340) sealed to a MEMS device die array (300) to produce a sealed MEMS device package array (330). Disclosed features and specifications may be variously controlled, adapted or otherwise optionally modified to improve hermetic sealing and/or EM shielding for any MEMS device. An exemplary embodiment of the present invention representatively provides for wafer level packaging of RF MEMS switches prior to device singulation.

REFERENCES:
patent: 6242842 (2001-06-01), Pahl et al.
patent: 6323550 (2001-11-01), Martin et al.
patent: 6504256 (2003-01-01), Shah et al.
patent: 6624003 (2003-09-01), Rice
patent: 6667549 (2003-12-01), Cahill
patent: 2004/0067604 (2004-04-01), Ouellet et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Wafer level MEMS packaging does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wafer level MEMS packaging, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wafer level MEMS packaging will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3467241

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.