Wafer level dielectric test structure and related method for acc

Details Wafer level dielectric test structure and related method for acc Wafer level dielectric test structure and related method for acc

1998-04-20

2000-05-09

Brown, Glenn W.

Electricity: measuring and testing

Fault detecting in electric circuits and of electric components

Of individual circuit component or element

324765, 438 18, G01N 2714, G01R 3126

Patent

active

060608951

ABSTRACT:
An accelerated endurance test structure and process that provides a wafer-level dielectric test. A wafer-level dielectric testing structure includes a heating element. The heating element may be poly-silicon or metal and is formed as a layer above a tunnel oxide layer of an integrated circuit (IC). A thermometer is provided to the heating element to regulate the temperature within the tunnel oxide area. The thermometer may be of a serpentine loop shape. Localized heating of the tunnel oxide structure occurs to a suitable temperature such as 250.degree. Celsius where the endurance test is accelerated so as to assure failure in as little as 10 seconds. Accelerated endurance data on the structure is modeled based on the Arrhenius Equation to accurately predict endurance of the devices contained on the IC.

REFERENCES:
patent: 5260668 (1993-11-01), Mallory et al.
patent: 5285418 (1994-02-01), Yamaguchi
patent: 5325052 (1994-06-01), Yamashita
patent: 5406212 (1995-04-01), Hashinaga et al.
patent: 5420513 (1995-05-01), Kimura
patent: 5424988 (1995-06-01), McClure et al.
patent: 5594273 (1997-01-01), Dasse et al.
patent: 5619462 (1997-04-01), McClure et al.

Affiliated with

Also associated with

Rating

Wafer level dielectric test structure and related method for acc does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Wafer level dielectric test structure and related method for acc, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Wafer level dielectric test structure and related method for acc will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1068561