Voltage tolerant bus hold latch

Details Voltage tolerant bus hold latch Voltage tolerant bus hold latch

1997-07-24

1999-05-11

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Amplitude control

327201, 327199, 326 63, H03L5/00

Patent

active

059031808

ABSTRACT:
A voltage tolerant bus hold latch comprises a first buffer transistor, a sense transistor, a low voltage latch, a node voltage controller and a pull-up circuit. The low voltage latch is coupled to the input by the first transistor. The node voltage controller is coupled to the input by the sense transistor. The node voltage controller has a pair of additional inputs coupled to the output of the low voltage latch. The output of the node voltage controller is coupled to control the operation of the pull-up circuit. The pull-up circuit is coupled to the supply voltage for the lower voltage circuitry, and has another control input coupled to the output of the low voltage latch. The output of the pull-up circuit is coupled to the input of the voltage tolerant latch. The pull-up circuit is selectively activated to pull the input of the latch to a high voltage level. The node voltage controller acts as voltage divider to maintain a voltage difference across the gate-to-drain of the pull-up circuit within the operating tolerance of the pull-up circuit (Vtp+2*Vtn).

REFERENCES:
patent: 4963766 (1990-10-01), Lundberg
patent: 5436585 (1995-07-01), DiMarco
patent: 5736887 (1998-04-01), Spence

Affiliated with

Also associated with

Rating

Voltage tolerant bus hold latch does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Voltage tolerant bus hold latch, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage tolerant bus hold latch will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-247970