Voltage sense circuit for a bubble memory voltage booster

Details Voltage sense circuit for a bubble memory voltage booster Voltage sense circuit for a bubble memory voltage booster

1982-08-27

1984-07-24

Wong, Peter S.

Electricity: power supply or regulation systems

In shunt with source or load

Using choke and switch across source

323316, 323317, 330257, G05F 110, G05F 320

Patent

active

044619898

ABSTRACT:
In a voltage boost circuit for use in conjunction with a bubble memory operational driver, an output transistor alternately turns on and off so as to permit current to flow through an inductor which, when terminated by turning off the output transistor, causes a high voltage to be built up across the inductor which causes charge to be transferred to and stored in a capacitor. The output transistor is not turned on again until the voltage across the inductor falls below a predetermined value. A current mirror circuit is coupled to the comparator input and includes a buffer transistor which, when the voltage at the comparator input exceeds the break-down voltage of the buffer transistor, acts as a BV.sub.ceo level shifter.

REFERENCES:
patent: 3721893 (1973-03-01), Davis
patent: 4355277 (1982-10-01), Davis et al.
patent: 4392103 (1983-07-01), O'Sullivan et al.
patent: 4399399 (1983-08-01), Joseph

Affiliated with

Also associated with

Rating

Voltage sense circuit for a bubble memory voltage booster does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Voltage sense circuit for a bubble memory voltage booster, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage sense circuit for a bubble memory voltage booster will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-99125