Coded data generation or conversion – Analog to digital conversion followed by digital to analog...
Reexamination Certificate
2005-06-27
2008-05-13
Mai, Lam T. (Department: 2819)
Coded data generation or conversion
Analog to digital conversion followed by digital to analog...
C341S155000
Reexamination Certificate
active
07372382
ABSTRACT:
For one disclosed embodiment, error is sensed in a voltage at an output node. One or more analog signals are generated based on the sensed error. One or more generated analog signals are converted into one or more digital signals. The voltage at the output node is controlled in response to the one or more digital signals.
REFERENCES:
patent: 5182526 (1993-01-01), Nelson
patent: 5485077 (1996-01-01), Werrbach
patent: 5610604 (1997-03-01), Leacock et al.
patent: 5638022 (1997-06-01), Eatwell
patent: 5684650 (1997-11-01), Kadlec et al.
patent: 5914830 (1999-06-01), Kadlec et al.
patent: 6266532 (2001-07-01), Austin
patent: 6347018 (2002-02-01), Kadlec et al.
patent: 6420983 (2002-07-01), Feygin et al.
patent: 6608503 (2003-08-01), Shenai et al.
patent: 6653891 (2003-11-01), Hazucha
patent: 6812875 (2004-11-01), Shimizu
patent: 6838781 (2005-01-01), van de Loo
patent: 6940434 (2005-09-01), Brooks
patent: 2005/0127756 (2005-06-01), Shepard et al.
den Besten, Gerrit W., et al., “Embedded 5 V-to-3.3 V Voltage Regulator For Supplying Digital IC's In 3.3 V CMOS Technology”, IEEE Journal of Solid-State Circuits, vol. 33, No. 7, pp. 956-962 (Jul. 1998).
Hazucha, Peter, et al., “An Area-Efficient, Integrated, Linear Regulator With Ultra-Fast Load Regulation”, 2004 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 218-221 (Jun. 17-19, 2004).
Hazucha, Peter, et al., “Area-Efficient Linear Regulator With Ultra-Fast Load Regulation”, IEEE Journal of Solid-State Circuits, vol. 40, No. 4, pp. 933-940 (Apr. 2005).
U.S. Appl. No. 10/835,066, entitled High-Speed, Dual-Loop Push-Pull Voltage Regulator, by Saravanan Rajapandian, Peter Hazucha, and Tanay Karnik, filed Apr. 30, 2004.
U.S. Appl. No. 10/930,200, entitled Voltage Regulator, by Saravanan Rajapandian, Peter Hazucha, and Tanay Karnik, filed Aug. 31, 2004.
Rajapandian, Saravanan, et al., “Energy-Efficient Low-Voltage Operation of Digital CMOS Circuits Through Charge-Recycling”, 2004 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 330-333 (Jun. 17-19, 2004).
Rajapandian, Saravanan, et al., “High-Tension Power Delivery: Operating 0.18?m CMOS Digital Logic at 5.4V”, 2005 IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 298-299, 599 (Feb. 6-10, 2005).
Rajapandian, Saravanan, et al., “Implicit DC-DC Downconversion Through Charge-Recycling”, IEEE Journal of Solid-State Circuits, vol. 40, No. 4, pp. 846-852 (Apr. 2005).
De Vivek
Hazucha Peter
Karnik Tanay
Rajapandian Saravanan
Schrom Gerhard
Intel Corporation
Mai Lam T.
LandOfFree
Voltage regulation using digital voltage control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Voltage regulation using digital voltage control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage regulation using digital voltage control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3986906