Electric power conversion systems – Current conversion – With voltage multiplication means
Patent
1998-03-26
1999-03-23
Berhane, Adolf Deneke
Electric power conversion systems
Current conversion
With voltage multiplication means
307110, 327537, H02M 318
Patent
active
058868879
ABSTRACT:
A voltage multiplier has a number of electrically-like stages. Each of the stages receives two input signals and a pump signal. The stage has an MOS transistor with a first source/drain region and a second source/drain region and a gate. Each stage also has means for receiving a pump signal and for separately pumping the first source/drain region and the gate of the first transistor by the pump signal. The two input signals are supplied to the first source/drain region and the gate of the first transistor, respectively. A first output signal is supplied from the second source/drain region of the first transistor, and from the first source/drain region of the first transistor. A voltage signal is supplied as the input signal of the first stage and a clock signal having a first phase is supplied to the first stage as the pump signal of the first stage. The first and second output signals of the first stage are supplied to the second stage as the input signals of the second stage and a clock signal having a second phase different from the first phase is supplied to the second stage as the pump signal of the second stage.
REFERENCES:
patent: 4656574 (1987-04-01), Salchli
patent: 5196996 (1993-03-01), Oh
patent: 5301097 (1994-04-01), McDaniel
patent: 5398001 (1995-03-01), Karl
patent: 5414614 (1995-05-01), Fette et al.
patent: 5422586 (1995-06-01), Tedrow et al.
patent: 5578954 (1996-11-01), Rapp
patent: 5600551 (1997-02-01), Luscher, Jr.
patent: 5646562 (1997-07-01), Abe
patent: 5694308 (1997-12-01), Cave
patent: 5754417 (1998-05-01), Nicollini
patent: 5790393 (1998-08-01), Fotouhi
"On-Chip High-Voltage Generation in MNOS Integrated Circuits Using an Improved Voltage Multiplier Technique " by John F. Dickson, IEEE Journal of Solid-State Circuits, vol. SC-11, No. 3, Jun. 1974.
A 5-V-Only Operation 0.6-um Flash EEPROM with Row Decoder Scheme in "Triple-Well Structure" By Umezawa et. al, IEEE Journal of Solid-State Circuits, vol. 27, No. 11, Nov., 1992.
Berhane Adolf Deneke
Integrated Memory Technologies, Inc.
Yin Ronald L.
LandOfFree
Voltage multiplier with low threshold voltage sensitivity does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Voltage multiplier with low threshold voltage sensitivity, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage multiplier with low threshold voltage sensitivity will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2132443