Voltage level detection circuit

Details Voltage level detection circuit Voltage level detection circuit

1994-06-10

1997-06-24

Popek, Joseph A.

Static information storage and retrieval

Powering

36518909, G11C 700

Patent

active

056423217

ABSTRACT:
A voltage level detection circuit is disclosed. The circuit is incorporated into a dynamic memory, integrated onto a single semiconductor substrate to which external voltage and reference potentials are applied. The dynamic memory contains an array of memory cells and circuitry for writing and reading information into and from the cells of the array. It contains an oscillator for generating an oscillator signal when the external voltage is above the reference potential. The voltage level detection circuitry is controlled by the oscillator signal, for controlling a voltage obtained from the external voltage, to the reading and writing circuitry and to the array to prevent the voltage from being applied unless the voltage is a lease of a predetermined minimum value. It may contain a circuit for sampling the obtained voltage during selected oscillator cycles to determine whether the obtained voltage is above the predetermined value. Other elements may be added to further enhance performance of the circuit.

REFERENCES:
patent: 4455628 (1984-06-01), Ozaki et al.
patent: 4780854 (1988-10-01), Watanabe et al.

Affiliated with

Also associated with

Rating

Voltage level detection circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Voltage level detection circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage level detection circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-153373