Boots – shoes – and leggings
Patent
1985-04-26
1986-01-28
Thomas, James D.
Boots, shoes, and leggings
307475, 365189, G06F 304
Patent
active
045675759
ABSTRACT:
An interface circuit is disposed between an NMOS random access memory and a PMOS central processor unit in order to ensure accurate data transfer therebetween. The interface circuit includes a pull-up system for pulling up a signal transmission line to a desired voltage level. The pull-up system is energized when the data signal is transferred from the NMOS random access memory into the PMOS central processor unit. The pull-up operation is not conducted when the data signal is transferred from the PMOS central processor unit into the NMOS random access memory.
REFERENCES:
patent: 3757310 (1973-09-01), Croxon
patent: 3835457 (1974-09-01), Yu
patent: 3906453 (1975-09-01), Mattedi et al.
patent: 4000413 (1976-12-01), Wong et al.
patent: 4048673 (1977-09-01), Hendrie et al.
patent: 4075679 (1978-02-01), Christopher et al.
patent: 4096398 (1978-06-01), Khaitan
patent: 4110633 (1978-08-01), Blaser et al.
patent: 4134103 (1979-01-01), Huxtable et al.
patent: 4195356 (1980-03-01), O'Connell et al.
patent: 4213189 (1980-07-01), Mueller et al.
patent: 4275313 (1981-06-01), Boll et al.
patent: 4276617 (1981-06-01), Le
patent: 4301381 (1981-11-01), Clemens et al.
patent: 4306163 (1981-12-01), Blume, Jr. et al.
patent: 4357548 (1982-11-01), Preslar
patent: 4451907 (1984-05-01), Donoghue et al.
patent: 4472647 (1984-09-01), Allgood et al.
D. R. McGlynn; Microprocessors-Technology, Architecture, and Applications; (John Wiley & Sons, 1976) pp. 56-59.
Akao Hideyuki
Morihisa Mitsuo
Sharp Kabushiki Kaisha
Thomas James D.
Williams Archie E.
LandOfFree
Voltage level compensating interface circuit for inter-logic cir does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Voltage level compensating interface circuit for inter-logic cir, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage level compensating interface circuit for inter-logic cir will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1310379