Static information storage and retrieval – Powering – Conservation of power
Reexamination Certificate
2006-06-13
2006-06-13
Mai, Son (Department: 2827)
Static information storage and retrieval
Powering
Conservation of power
C365S189090, C365S226000
Reexamination Certificate
active
07061820
ABSTRACT:
The present invention facilitates memory device operation by mitigating power consumption during suspend modes of operation, also referred to as sleep/data retention modes. This is accomplished by employing one or more gate-sinking voltage keeper components that operate as leakage current sinks during the suspend mode of operation instead of gate-sourcing voltage keeper components that operate as leakage current sources during the suspend mode of operation, on a circuit node whose voltage level is maintained by a sinking voltage regulator. As a result, less leakage current is required to be dissipated/sunk by a voltage regulator and/or other circuit paths or components of the memory device. Thus, relatively less power is consumed.
REFERENCES:
patent: 5615162 (1997-03-01), Houston
patent: 5715191 (1998-02-01), Yamauchi et al.
patent: 5726562 (1998-03-01), Mizuno
patent: 5734604 (1998-03-01), Akamatsu et al.
patent: 5969995 (1999-10-01), Morishima
patent: 5999459 (1999-12-01), Liu
patent: 6181611 (2001-01-01), Liu
patent: 6657911 (2003-12-01), Yamaoka et al.
patent: 6731564 (2004-05-01), Tran et al.
Brady III Wade James
Garner Jacqueline J.
Mai Son
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Voltage keeping scheme for low-leakage memory devices does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Voltage keeping scheme for low-leakage memory devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage keeping scheme for low-leakage memory devices will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3629305