Oscillators – Ring oscillators
Reexamination Certificate
2007-11-29
2010-06-15
Pascal, Robert (Department: 2817)
Oscillators
Ring oscillators
C331S183000, C327S261000, C327S266000
Reexamination Certificate
active
07737795
ABSTRACT:
A ring oscillator based voltage controlled oscillator (VCO) is disclosed. The VCO includes a set of delay cells connected to each other in a ring configuration. Each of the delay cells includes a source-coupled input transistor pair, a current-steering transistor pair and a pair of load resistors. The source-coupled input transistor pair receives a pair of differential voltage inputs. The load resistors, which are connected to the source-coupled input transistor pair, provide a pair of differential voltage outputs. The current-steering transistor pair, which is connected to the source-coupled input transistor pair, receives a pair of differential bias voltage inputs. The output frequency of the VCO is directly proportional to the differential bias voltages at the pair of differential bias voltage inputs.
REFERENCES:
patent: 5191301 (1993-03-01), Mullgrav
patent: 5635878 (1997-06-01), Liu et al.
patent: 5638030 (1997-06-01), Du
patent: 5994969 (1999-11-01), Bujanos
patent: 6215364 (2001-04-01), Hwang et al.
patent: 6469585 (2002-10-01), Dai et al.
patent: 7315220 (2008-01-01), Robinson et al.
patent: 2006/0214739 (2006-09-01), Kang
patent: 2007/0152763 (2007-07-01), Mansuri
patent: 0905989 (1999-03-01), None
International Preliminary Report on Patentability for PCT/US2007/086000, mailed Jun. 11, 2009, 4 pages.
International Search Report and Written Opinion for PCT/US2007/086000, mailed May 22, 2008, 7 pages.
Yang, C. K. K., “Design of High-Speed Serial Links in CMOS,” Stanford University, Dec. 1998, 181 pages.
Razavi, B., “A 2-GHz 1.6-mW Phase-Locked Loop,” IEEE Journal of Solid-State Circuits, May 1997, pp. 730-735, vol. 32, No. 5.
Lee, S. J. et al., “A Fully Integrated Low-Noise 1-GHz Frequency Synthesizer Design for Mobile Communication Application,” IEEE Journal of Solid-State Circuits, May 1997, pp. 760-765, vol. 32, No. 5.
Ahn, H. T. et al., “A Low-Jitter 1.9-V CMOS PLL for UltraSPARC Microprocessor Applications,” IEEE Journal of Solid-State Circuits, Mar. 2000, pp. 450-454, vol. 35, No. 3.
Von Kaenel, V. et al., “A 320 MHz, 1.5 mW @ 1.35 V CMOS PLL for Microprocessor Clock Generation,” IEEE Journal of Solid-State Circuits, Nov. 1996, pp. 1715-1722, vol. 31, No. 11.
Lee, K. et al., “A Single-Chip 2.4-GHz Direct-Conversion CMOS Receiver for Wireless Local Loop using Multiphase Reduced Frequency Conversion Technique,” IEEE Journal of Solid-State Circuits, May 2001, pp. 800-809, vol. 36, No. 5.
Maneatis, J. et al., “Self-Biased High-Bandwidth Low-Jitter 1-to-4096 Multiplier Clock Generator PLL,” IEEE Journal of Solid-State Circuits, Nov. 2003, pp. 1795-1803, vol. 38, No. 11.
Mansuri, M., “A Low-Power Low-Jitter Adaptive-Bandwidth PLL and Clock Buffer,” IEEE International Solid-State Circuits Conference 2003, Feb. 2003, 10 pages.
Tak, G. Y. et al., “A 6.3-9-GHz CMOS Fast Settling PLL for MB-OFDM UWB Applications,” IEEE Journal of Solid State Circuits, Aug. 2005, pp. 1671-1679, vol. 40, No. 8.
Rangan, G., “A Fractional N Frequency Synthesizer for an Adaptive Network Backplane Serial Communication System,” The University of Texas at Austin, Dec. 2005, 144 pages. Publicly available from UoT on Aug. 28, 2008.
Rangan Giri N. K.
Swartzlander, Jr. Earl E.
Johnson Ryan J.
Pascal Robert
Schwabe Williamson & Wyatt P.C.
LandOfFree
Voltage controlled oscillator does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Voltage controlled oscillator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage controlled oscillator will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4251110