Oscillators – Automatic frequency stabilization using a phase or frequency... – Tuning compensation
Reexamination Certificate
2007-10-30
2007-10-30
Chang, Joseph (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Tuning compensation
C331S044000, C331S010000
Reexamination Certificate
active
11270957
ABSTRACT:
A voltage controlled clock synthesizer includes a phase-locked loop (PLL) circuit that receives a timing reference signal, a controllable oscillator circuit, such as a VCO, providing an oscillator output signal, and a feedback divider circuit coupled to the oscillator output signal. The frequency of the oscillator output signal is determined in part according to a stored value used to generate a first digital control signal that determines a divide ratio of the feedback divider circuit. A control voltage present on a voltage control input adjusts the frequency of the oscillator output signal around a frequency determined by the stored value. The control voltage is converted to second digital signal and is utilized in determining the first digital control signal in combination with the stored value.
REFERENCES:
patent: 3676801 (1972-07-01), Musa
patent: 3719838 (1973-03-01), Peduto et al.
patent: 3813610 (1974-05-01), Kimura
patent: 3887941 (1975-06-01), Dann et al.
patent: 4038612 (1977-07-01), Borofka et al.
patent: 4135158 (1979-01-01), Parmet
patent: 4179670 (1979-12-01), Kingsbury
patent: 4380745 (1983-04-01), Barlow et al.
patent: 4446446 (1984-05-01), Fowks
patent: 4485818 (1984-12-01), Leckrone et al.
patent: 4580107 (1986-04-01), Caldwell et al.
patent: 4598257 (1986-07-01), Southard
patent: 4683445 (1987-07-01), Erickson
patent: 4689581 (1987-08-01), Talbot
patent: 4827226 (1989-05-01), Connell
patent: 4847888 (1989-07-01), Cox et al.
patent: 4859968 (1989-08-01), Gershon
patent: 4891825 (1990-01-01), Hansen
patent: 4931748 (1990-06-01), McDermott et al.
patent: 4940950 (1990-07-01), Helfrick
patent: 4967165 (1990-10-01), Lee et al.
patent: 4969210 (1990-11-01), Hansen et al.
patent: 4996608 (1991-02-01), Widney
patent: 5038117 (1991-08-01), Miller
patent: 5041800 (1991-08-01), Long et al.
patent: 5081431 (1992-01-01), Kubo et al.
patent: 5099153 (1992-03-01), Adams
patent: 5144254 (1992-09-01), Wilke
patent: 5179359 (1993-01-01), McLeod
patent: 5180992 (1993-01-01), Akiyama et al.
patent: 5233351 (1993-08-01), Gregory et al.
patent: 5254958 (1993-10-01), Flach et al.
patent: 5257294 (1993-10-01), Pinto et al.
patent: 5259007 (1993-11-01), Yamamoto
patent: 5263197 (1993-11-01), Manjo et al.
patent: 5266908 (1993-11-01), Koulopoulos et al.
patent: 5319324 (1994-06-01), Satoh et al.
patent: 5337024 (1994-08-01), Collins
patent: 5349544 (1994-09-01), Wright et al.
patent: 5416443 (1995-05-01), Cranford, Jr. et al.
patent: 5416446 (1995-05-01), Holler, Jr. et al.
patent: 5425074 (1995-06-01), Wong
patent: 5428319 (1995-06-01), Marvin et al.
patent: 5448204 (1995-09-01), Gardner
patent: 5451912 (1995-09-01), Torode
patent: 5471661 (1995-11-01), Atkinson
patent: 5473289 (1995-12-01), Ishizaki et al.
patent: 5473758 (1995-12-01), Allen et al.
patent: 5485127 (1996-01-01), Bertoluzzi et al.
patent: 5521948 (1996-05-01), Takeuchi
patent: 5574408 (1996-11-01), Zwack
patent: 5579348 (1996-11-01), Walker et al.
patent: 5604468 (1997-02-01), Gillig
patent: 5781044 (1998-07-01), Riley et al.
patent: 5781054 (1998-07-01), Lee
patent: 5790614 (1998-08-01), Powell
patent: 5834987 (1998-11-01), Dent
patent: 5847611 (1998-12-01), Hirata
patent: 5877656 (1999-03-01), Mann et al.
patent: 5952890 (1999-09-01), Fallisgaard et al.
patent: 5970110 (1999-10-01), Li
patent: 6008703 (1999-12-01), Perrott et al.
patent: 6044124 (2000-03-01), Monahan et al.
patent: 6061418 (2000-05-01), Hassoun
patent: 6091943 (2000-07-01), Nyenhuis
patent: 6154095 (2000-11-01), Shigemori et al.
patent: 6201448 (2001-03-01), Tam et al.
patent: 6236703 (2001-05-01), Riley
patent: 6404246 (2002-06-01), Estakhri et al.
patent: 6456164 (2002-09-01), Fan
patent: 6509800 (2003-01-01), Stockton
patent: 6515553 (2003-02-01), Filiol et al.
patent: 6570453 (2003-05-01), Su et al.
patent: 6617893 (2003-09-01), Born et al.
patent: 6618462 (2003-09-01), Ross et al.
patent: 6664860 (2003-12-01), Fallisgaard et al.
patent: 6670852 (2003-12-01), Hauck
patent: 6670854 (2003-12-01), Takeda et al.
patent: 6683932 (2004-01-01), Wood
patent: 6807552 (2004-10-01), Bredin et al.
patent: 6850554 (2005-02-01), Sha et al.
patent: 6882214 (2005-04-01), Spenea et al.
patent: 6917317 (2005-07-01), Nagaso et al.
patent: 6930519 (2005-08-01), Fallahi et al.
patent: 6930917 (2005-08-01), Novac et al.
patent: 6952125 (2005-10-01), Ahn et al.
patent: 6970025 (2005-11-01), Magoon et al.
patent: 2002/0075981 (2002-06-01), Tang et al.
patent: 2002/0140512 (2002-10-01), Stockton
patent: 2002/0190764 (2002-12-01), Nichols
patent: 2004/0222856 (2004-11-01), Hein et al.
patent: 2004/0232995 (2004-11-01), Thomsen et al.
patent: 2004/0232997 (2004-11-01), Hein et al.
patent: 2004/0246809 (2004-12-01), Sutardja
patent: 2005/0068118 (2005-03-01), Hein
patent: 2005/0212570 (2005-09-01), Sun et al.
patent: 2005/0242848 (2005-11-01), Sun et al.
patent: 2006/0119402 (2006-06-01), Thomsen et al.
patent: 0 239 412 (1987-09-01), None
patent: 0 393 975 (1990-10-01), None
patent: 0 402 736 (1990-12-01), None
patent: 0 601 780 (1994-06-01), None
patent: 1 345 375 (2003-09-01), None
patent: 02-291161 (1990-11-01), None
patent: 03-297223 (1991-12-01), None
patent: WO 85/02966 (1985-07-01), None
Craninckx, Jan and Steyaert, Michiel S. J., “A 1.75-GHz/3-V Dual-Modulus Divide-by-128/129 Prescaler in 0.7-μm CMOS,” IEEE Journal of Solid-State Circuits, vol. 31, No. 7, Jul. 1996, pp. 890-897.
CYPRESS Semiconductor Corporation, “Cypress 1 PLL In-System Programmable Clock Generator with Individual 16K EEPROM,” Dec. 14, 2002, 18 pages.
De Muer, Bram, and Steyaert, Michael S. J., “A CMOS Monolithic ΔΣ-Controlled Fractional-NFrequency Synthesizer for DCS-1800,” IEEE Journal of Solid-State Circuits, vol. 37, No. 7, Jul. 2002, pp. 835-844.
Encinas, J. B., “Phase Locked Loops,” Chapman & Hall, 1993, pp. 144-158.
EPSON, “Programmable Multi-Output Crystal Oscillator MG-5010,” Mar. 7, 1993, 3 pages.
Foord, A., “Voltage Controlled Oscillator,” Radio & Electronics Constructor, May 1975, pp. 590-595.
FOX Electronics, “1995-1996 Frequency Control Products Catalog,” Fort Meyers, Florida, 1995, 72 pages.
FOX Electronics, “F3000 / HCMOS/ITL Tri-State Enable/Disable Oscillator,” 1992, 1 page.
FOX Electronics, “F6053A / Tri-State HCMOS Programmable Clock Oscillator,” Jan. 30, 1993, 4 pages.
FOX Electronics, “F6151 / Tri-State HCMOS Dual Programmable Clock Oscillator,” 1993, 4 pages.
FOX Electronics, “F6233 Quick Delivery Oscillator,” 1 page, 1995-1996 catalog.
Gardner, Floyd M., “Phaselock Techniques,” Second Edition, John Wiley & Sons, 1979, pp. 2-5.
Gaskell, Tom, “Semiconductor Circuits Programmable Crystal Oscillator (PX0-600),” Practical Electronics, Jul. 1983, pp. 40-43.
Giles, T. G., “A Universal Frequency Synthesizer IC,” Philips Telecommunication Review, vol. 37, No. 3, Aug. 1979, pp. 177-181.
Goto, Junichi, et al., “A Programmable Clock Generator With 50 to 350 MHz Lock Range For Video Signal Processors,” IEEE 1993 Custom Integrated Circuits Conference, pp. 4.4.1-4.4.2.
HYBRIDS International, Ltd., “Hybrids International Product Summary,” Aug. 1993, Olathe, Kansas, 7 pages.
IC Designs, “Application Note: Power Feed and Board Layout Issues,” May 1991, 3 pages.
IC Designs, “Dual Programmable Clock Oscillator,” Model No. ICD2051, V2.0, May 1991, pp. 1-12.
IC Designs, “Dual Programmable ECL/TTL Clock Generator,” Model No. ICD2062B, prior to 1995, 1 page.
IC Designs, “Dual VGA Clock Generator,” Model No. ICD2042A, prior to 1995, 1 page.
IC Designs, “Frequency Multiplier,” Model No. ICD2032 Preliminary Data Sheet, V2.0, May 1991, pp. 1-7.
IC Designs, “Graphics Frequency Synthesizers,” Model No. ICD2061A, prior to 1995, 1 page.
IC Designs, “IC Designs Introduces Trio of Parts Aimed at Replacing Crystal Oscillators in Personal Computer Graphics Board D
Hein Jerrell P.
Huang Yunteng
Thomsen Axel
Wei Derrick C.
Chang Joseph
Silicon Laboratories Inc.
Zagorin O'Brien Graham LLP
LandOfFree
Voltage controlled clock synthesizer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Voltage controlled clock synthesizer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage controlled clock synthesizer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3857662