Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Patent
1995-09-14
1998-03-24
Callahan, Timothy P.
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
327158, 327262, 327535, 327276, 331 57, H03K 514, H03L 100
Patent
active
057317275
ABSTRACT:
A control transistor is connected in parallel with an input transistor of a bias generation circuit in a voltage control delay circuit. A power supply potential Vcc is divided by voltage divider resistors to be applied to the gate of the control transistor. Reduction in the power supply potential Vcc causes reduction in a current Ib flowing to the control transistor, and a current Ic=Ia+Ib flowing to a delay time variable element. When the power supply potential Vcc is reduced, the factor of a delay time period of delay time variable elements becoming shorter due to a smaller amplitude of a clock signal is canceled with the factor of the delay time period of the delay time variable elements become longer due to a smaller current Ic flowing thereto. Therefore, variation in the delay time period can be suppressed to a low level.
REFERENCES:
patent: 4806804 (1989-02-01), O'Leary
patent: 4853654 (1989-08-01), Sakurai
patent: 4891609 (1990-01-01), Eilley
patent: 5059838 (1991-10-01), Motegi et al.
patent: 5072197 (1991-12-01), Anderson
patent: 5081428 (1992-01-01), Atriss et al.
patent: 5164621 (1992-11-01), Miyamoto
patent: 5331295 (1994-07-01), Jelinek et al.
patent: 5428310 (1995-06-01), Casper et al.
patent: 5446418 (1995-08-01), Hara et al.
patent: 5459423 (1995-10-01), Nozawa et al.
patent: 5544120 (1996-08-01), Kuwagata et al.
"6.255 Pull-in Range Digital PLL for ISDN Primary Rate Interface LSI" Kondoh et al., VLSI 1991; pp. 73-74.
Iwamoto Hisashi
Konishi Yasuhiro
Callahan Timothy P.
Mitsubishi Denki & Kabushiki Kaisha
Shin Eunja
LandOfFree
Voltage control type delay circuit and internal clock generation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Voltage control type delay circuit and internal clock generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage control type delay circuit and internal clock generation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2291939