Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Current driver
Reexamination Certificate
1999-05-03
2002-05-28
Cunningham, Terry D. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Current driver
C327S321000, C327S108000, C326S083000, C326S014000
Reexamination Certificate
active
06396315
ABSTRACT:
FIELD OF THE INVENTION
The invention relates to buffers and, more particularly, to a voltage clamp for a buffer in an electronic device, the buffer presenting a high impedance when the electronic device is in an inoperable state and clamping a voltage present at the output terminal of the buffer when the electronic device is in an operable state.
BACKGROUND OF INVENTION
A buffer provides an interface between a first electronic device which typically includes the buffer, and a network, second electronic device, or a plurality of other devices. For example, a buffer may be provided in a printer that connects to a network which has a plurality of computers or other electronic devices connected thereto. Loss of power or failure of an electronic device cannot adversely affect operation of other electronic devices connected to the inoperable electronic device. A failsafe buffer presents a high impedance to other electronic devices connected to the network when an electronic device including a failsafe buffer is powered-off or otherwise is rendered inoperable. Thus, a failsafe buffer does not affect operation of other devices on the network when the electronic device including the failsafe buffer fails, is powered-off, or is otherwise caused to be inoperable.
CMOS buffers generally include a P-channel transistor connected between the buffer power supply, VDD, and the output terminal, and a N-channel transistor connected between the output terminal and ground. The N-tub, which comprises the back gate of the P-channel transistor is typically connected directly to the power supply. Consequently, the parasitic diode formed between the P+ source and the N-tub of the P-channel will clamp any voltage at the output terminal of the buffer to a voltage approximately equal to VDD plus one diode voltage drop. In a failsafe buffer, however, connection to the parasitic diode is not permitted because loss of VDD would cause signals present at the output terminal to be clamped at 0.6 V. This result is clearly unacceptable.
However, it is desirable to include a clamp at the buffer output to reduce ringing (e.g., extraneous voltages, reflected signals, etc.) that may adversely affect operation of the electronic device within which the failsafe buffer is provided.
It is thus desirable to provide a voltage clamp for a failsafe buffer in an electronic device that clamps a voltage present at the output terminal of the buffer only when the electronic device is powered-on, i.e., only when VDD is present, and does not affect operation of other electronic devices when the electronic device is powered-off or otherwise rendered inoperable.
SUMMARY OF THE INVENTION
The present invention is directed to a failsafe buffer for an electronic device. The buffer includes an output terminal and means for clamping a voltage present at the output terminal to a predetermined voltage when the electronic device is in an operable state.
The present invention is also directed to a voltage clamp for a failsafe buffer having an output terminal and being connected to a power source for providing a voltage to the buffer. The voltage clamp comprises a plurality of serially connected switches operable in response to the power source such that a voltage present at the output terminal is limited to a first predetermined voltage when the power source provides a second predetermined voltage to the buffer.
The present invention is further directed to an electronic device comprising a power source for providing an operating voltage to the device. An operable state of the device is defined when the power source provides a first predetermined operating voltage to the device. The electronic device also includes a failsafe buffer having an output terminal and including a voltage clamp operable in response to the power source for clamping a voltage present at the output terminal to a predetermined voltage when the electronic device is in the operable state.
REFERENCES:
patent: 4425517 (1984-01-01), Smith
patent: 5373199 (1994-12-01), Shichinohe et al.
patent: 5418476 (1995-05-01), Strauss
patent: 5444401 (1995-08-01), Crafts
patent: 5471150 (1995-11-01), Jung et al.
patent: 5493244 (1996-02-01), Pathak et al.
patent: 5534811 (1996-07-01), Gist et al.
patent: 5576635 (1996-11-01), Partovi et al.
patent: 5585740 (1996-12-01), Tipon
patent: 5640118 (1997-06-01), Drouot
patent: 5783947 (1998-07-01), Kawano
patent: 5914626 (1999-06-01), Kim et al.
patent: 5942923 (1999-08-01), Gotoh
patent: 5952866 (1999-09-01), Kothandaraman et al.
patent: 5963083 (1999-10-01), Kothandaraman et al.
patent: 5994922 (1999-11-01), Aoki et al.
patent: 6014039 (2000-01-01), Kothandaraman et al.
patent: 6028464 (2000-02-01), Bremner
patent: 6040729 (2000-03-01), Sanchez et al.
patent: 6072333 (2000-06-01), Tsukagoshi et al.
patent: 6072351 (2000-06-01), Sharpe-Geisler
patent: 6169420 (2001-01-01), Coddington et al.
patent: 6184700 (2001-02-01), Morris
Agere Systems Guardian Corp.
Cunningham Terry D.
Nguyen Long
Stroock & Strook & Lavan LLP
LandOfFree
Voltage clamp for a failsafe buffer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Voltage clamp for a failsafe buffer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage clamp for a failsafe buffer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2899534