Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage
Reexamination Certificate
2007-01-04
2008-12-30
Tra, Quan (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Specific identifiable device, circuit, or system
With specific source of supply or bias voltage
Reexamination Certificate
active
07471139
ABSTRACT:
A voltage buffer for capacitive loads isolates the load from the feedback loop. Using a variation of a follower arrangement, a second transistor outside of the feedback loop introduced. The current to the load is supplied through the second transistor, which is connected to have the same control gate level as the transistor in the feedback loop and provide an output voltage based on the reference input voltage. The output voltage is dependent upon the input voltage, but the load is removed from the feedback loop. By removing the load from the feedback loop, the loop is stabilized with only a very small or no compensating capacitor, allowing the quiescent current of the buffer to be reduced and the settling time to be improved. One preferred use of the present invention is to drive the data storage elements of a non-volatile memory.
REFERENCES:
patent: 3895238 (1975-07-01), Saari
patent: 4263519 (1981-04-01), Schade
patent: 4684824 (1987-08-01), Moberg
patent: 5047657 (1991-09-01), Seevinck et al.
patent: 5184035 (1993-02-01), Sugibayashi
patent: 5359295 (1994-10-01), Nishimura
patent: 5397938 (1995-03-01), Wilhelm et al.
patent: 5475339 (1995-12-01), Maida
patent: 5726936 (1998-03-01), Whitfield
patent: 5739712 (1998-04-01), Fujii
patent: 5959475 (1999-09-01), Zomorrodi
patent: 6043570 (2000-03-01), Kurata et al.
patent: 6075391 (2000-06-01), Tarantola et al.
patent: 6114843 (2000-09-01), Olah
patent: 6140847 (2000-10-01), Le Campion
patent: 6150872 (2000-11-01), McNeill et al.
patent: 6157255 (2000-12-01), Felps
patent: 6381491 (2002-04-01), Maile et al.
patent: 6529066 (2003-03-01), Guenot et al.
patent: 6608472 (2003-08-01), Kutz et al.
patent: 2001/0004581 (2001-06-01), Geri
patent: 2370704 (2002-07-01), None
patent: 62-283714 (1987-09-01), None
patent: 62-283716 (1987-09-01), None
patent: 62-283717 (1987-09-01), None
patent: 11-184430 (1999-07-01), None
patent: 2000-165156 (2000-06-01), None
patent: 2000-183666 (2000-06-01), None
Martin et al., “Analog Integrated Circuit Design,”Wiley&Sons, Inc., 1997, pp. 125-303.
Kenney et al., “An Enhanced Slew Rate Source Follower,”IEEE Journal of Solid State Circuits, vol. 30, No. 2, Feb. 1995, pp. 144-146.
International Search Report mailed Jun. 18, 2004.
Notification Concerning Transmittal of International Preliminary Report on Patentability, International Application No. PCT/US2004/001198 for SanDisk Corporation, mailed Aug. 18, 2005, 7 pages.
Examiner First Report for European Patent No. 04 702 977.2, dated Jan. 2, 2008, 1 page.
SanDisk Corporation
Tra Quan
Tremaine LLP Davis Wright
LandOfFree
Voltage buffer for capacitive loads does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Voltage buffer for capacitive loads, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Voltage buffer for capacitive loads will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4022548