Facsimile and static presentation processing – Facsimile – Specific signal processing circuitry
Patent
1996-01-29
1998-04-28
Coles, Sr., Edward L.
Facsimile and static presentation processing
Facsimile
Specific signal processing circuitry
358455, 358456, H04N 140
Patent
active
057452598
ABSTRACT:
An apparatus for dithering an input image to produce an output array for representation on an output device is described. The apparatus includes an input device to store input image pixels having a first plurality of chrominance or luminance levels; a dithering system including a dither template including an M by N matrix of integer threshold values, the uniform distribution of threshold values throughout the dither template possessing homogeneous attributes. The apparatus further includes a normalizer unit for normalizing the threshold values of the dither template for storage in a dither matrix according to the first plurality of chrominance or luminance levels of the input image pixels and a second plurality of chrominance or luminance levels of the output array and a summation unit to add the input image pixel chrominance or luminance values to the normalized threshold values of the dither matrix. A quantizer unit is provided to adjust summation unit output to a closest output array chrominance or luminance levels of an output device.
REFERENCES:
patent: 3739082 (1973-06-01), Lippel
patent: 4507685 (1985-03-01), Kawamura
patent: 4578714 (1986-03-01), Sugiura et al.
patent: 4675831 (1987-06-01), Ito et al.
patent: 4736254 (1988-04-01), Kotera et al.
patent: 4835599 (1989-05-01), Sigel
patent: 4920501 (1990-04-01), Sullivan et al.
patent: 5077615 (1991-12-01), Tsuji
patent: 5111310 (1992-05-01), Parker et al.
patent: 5196924 (1993-03-01), Lumelsky et al.
patent: 5208871 (1993-05-01), Eschbach
patent: 5210623 (1993-05-01), Weldy
patent: 5214517 (1993-05-01), Sullivan et al.
patent: 5226094 (1993-07-01), Eschbach
patent: 5291309 (1994-03-01), Semasa
patent: 5293482 (1994-03-01), Lambidakis
patent: 5317418 (1994-05-01), Lin
patent: 5333260 (1994-07-01), Ulichney
patent: 5363210 (1994-11-01), Sasaki et al.
patent: 5363213 (1994-11-01), Coward et al.
patent: 5371515 (1994-12-01), Wells et al.
patent: 5375203 (1994-12-01), Lambidakis
patent: 5535020 (1996-07-01), Ulichney
Theophano Mitsa et al., "The Construction and Evaluation of Halftone Patterns with Manipulated Power Spectra", Raster Imaging and Digital Typography II, 1991, pp. 90-97.
J. Sullivan et al., "Design of Minimum Visual Modulation Halftone Patterns", IEEE Transactions on Systems, Man. and Cybernetics, vol. 21, No. 1, Jan./Feb. 1991, pp. 33-38.
Robert A. Ulichney, "Dithering with Blue Noise", Proceedings of the IEEE, vol. 76, No. 1, Jan. 1988, pp. 56-79.
J. P. Allebach et al., "Random quasiperiodic halftone process", J. Opt. Soc. Am., vol. 66, No. 9, Sep. 1976, pp. 909-917.
B. E. Bayer, "An Optimum Method for Two-Level Rendition of Continuous-Tone Pictures", Proc. IEEE Int. Conf. Commun., Conference Record, 1973, pp. 26-11 -26-15.
Theophano Mitsa et al., "Digital halftoning using a blue noise mask", Proc. SPIE, Image Processing Algorithms and Techniques II, vol. 1452, Feb. 25-Mar. 1, 1991, pp. 47-56.
T. Mitsa et al., "On the Manipulation of Power Spectra of Halftone Patterns", 1991, pp. 471-478.
Lawrence Gilman Roberts, "Picture Coding Using Pseudo-Random Noise", 1962, pp. 145-154.
Stuart C. Wells et al., "Dithering for 12-Bit True Color Graphics", IEEE Computer Graphics & Applications, Sep. 1991, pp. 18-29.
Robert A. Ulichney, "Frequency Analysis of Ordered Dither", SPIE vol. 1079 Hard Copy Output (1989), pp. 361-373.
Robert Ulichney, "Digital Halftoning", Cambridge: The MIT Press, 1987, pp. 127-341.
J. Allebach, "Random Nucleated Halftone Screening", Photographic Sciene and Engineering, vol. 22, No. 2, 1978, pp. 89-91.
Coles Sr. Edward L.
Digital Equipment Corporation
Fisher Arthur W.
Maloney Denis G.
McGuinness Lindsay G.
LandOfFree
Void and cluster apparatus and method for generating dither temp does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Void and cluster apparatus and method for generating dither temp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Void and cluster apparatus and method for generating dither temp will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1538167